

USER'S MANUAL

**S3C8235B/F8235B
8-Bit CMOS
Microcontroller
Revision 2**



S3C8235B/F8235B

8-BIT CMOS MICROCONTROLLERS USER'S MANUAL

Revision 2



Important Notice

The information in this publication has been carefully checked and is believed to be entirely accurate at the time of publication. Samsung assumes no responsibility, however, for possible errors or omissions, or for any consequences resulting from the use of the information contained herein.

Samsung reserves the right to make changes in its products or product specifications with the intent to improve function or design at any time and without notice and is not required to update this documentation to reflect such changes.

This publication does not convey to a purchaser of semiconductor devices described herein any license under the patent rights of Samsung or others.

Samsung makes no warranty, representation, or guarantee regarding the suitability of its products for any particular purpose, nor does Samsung assume any liability arising out of the application or use of any product or circuit and specifically disclaims any and all liability, including without limitation any consequential or incidental damages.

"Typical" parameters can and do vary in different applications. All operating parameters, including "Typicals" must be validated for each customer application by the customer's technical experts.

Samsung products are not designed, intended, or authorized for use as components in systems intended for surgical implant into the body, for other applications intended to support or sustain life, or for any other application in which the failure of the Samsung product could create a situation where personal injury or death may occur.

Should the Buyer purchase or use a Samsung product for any such unintended or unauthorized application, the Buyer shall indemnify and hold Samsung and its officers, employees, subsidiaries, affiliates, and distributors harmless against all claims, costs, damages, expenses, and reasonable attorney fees arising out of, either directly or indirectly, any claim of personal injury or death that may be associated with such unintended or unauthorized use, even if such claim alleges that Samsung was negligent regarding the design or manufacture of said product.

**S3C8235B/F8235B 8-Bit CMOS Microcontrollers
User's Manual, Revision 2
Publication Number: 22-S3-C8235B/F8235B-032004**

© 2004 Samsung Electronics

All rights reserved. No part of this publication may be reproduced, stored in a retrieval system, or transmitted in any form or by any means, electric or mechanical, by photocopying, recording, or otherwise, without the prior written consent of Samsung Electronics.

Samsung Electronics' microcontroller business has been awarded full ISO-14001 certification (BSI Certificate No. FM24653). All semiconductor products are designed and manufactured in accordance with the highest quality standards and objectives.

Samsung Electronics Co., Ltd.
San #24 Nongseo-Dong, Giheung-Gu
Yongin-City, Gyeonggi-Do, Korea
C.P.O. Box #37, Suwon 446-711

TEL: (82)-(31)-209-5238
FAX: (82)-(31)-209-6494

Home Page: <http://www.samsungsemi.com>
Printed in the Republic of Korea

Preface

The S3C8235B/F8235B *Microcontroller User's Manual* is designed for application designers and programmers who are using the S3C8235B/F8235B microcontroller for application development.

It is organized in two main parts:

Part I Programming Model

Part I contains software-related information to familiarize you with the microcontroller's architecture, programming model, instruction set, and interrupt structure. It has six chapters:

Chapter 1	Product Overview
Chapter 2	Address Spaces
Chapter 3	Addressing Modes

Part II Hardware Descriptions

Chapter 4	Control Registers
Chapter 5	Interrupt Structure
Chapter 6	Instruction Set

Chapter 1, "Product Overview," is a high-level introduction to S3C8235B/F8235B with general product descriptions, as well as detailed information about individual pin characteristics and pin circuit types.

Chapter 2, "Address Spaces," describes program and data memory spaces, the internal register file, and register addressing. Chapter 2 also describes working register addressing, as well as system stack and user-defined stack operations.

Chapter 3, "Addressing Modes," contains detailed descriptions of the addressing modes that are supported by the S3C8-series CPU.

Chapter 4, "Control Registers," contains overview tables for all mapped system and peripheral control register values, as well as detailed one-page descriptions in a standardized format. You can use these easy-to-read, alphabetically organized, register descriptions as a quick-reference source when writing programs.

Chapter 5, "Interrupt Structure," describes the S3C8235B/F8235B interrupt structure in detail and further prepares you for additional information presented in the individual hardware module descriptions in Part II.

Chapter 6, "Instruction Set," describes the features and conventions of the instruction set used for all S3C8-series microcontrollers. Several summary tables are presented for orientation and reference. Detailed descriptions of each instruction are presented in a standard format. Each instruction description includes one or more practical examples of how to use the instruction when writing an application program.

A basic familiarity with the information in Part I will help you to understand the hardware module descriptions in Part II. If you are not yet familiar with the S3C-series microcontroller family and are reading this manual for the first time, we recommend that you first read Chapters 1–3 carefully. Then, briefly look over the detailed information in Chapters 4, 5, and 6. Later, you can reference the information in Part I as necessary.

Part II "hardware Descriptions," has detailed information about specific hardware components of the S3C8235B/F8235B microcontroller. Also included in Part II are electrical, mechanical, Flash MCU, and development tools data. It has 16 chapters:

Chapter 7	Clock Circuit
Chapter 8	RESET and Power-Down
Chapter 9	I/O Ports
Chapter 10	Basic Timer
Chapter 11	8-bit Timer A/B
Chapter 12	16-bit Timer 1
Chapter 13	Watch Timer
Chapter 14	LCD Controller/Driver

Chapter 15	10-bit Analog-to-Digital Converter
Chapter 16	Voltage Booster
Chapter 17	Voltage Level Detector
Chapter 18	Pattern Generation Module
Chapter 19	Electrical Data
Chapter 20	Mechanical Data
Chapter 21	S3F8235B Flash MCU
Chapter 22	Development Tools

Two order forms are included at the back of this manual to facilitate customer order for S3C8235B/F8235B microcontrollers: the Mask ROM Order Form, and the Mask Option Selection Form. You can photocopy these forms, fill them out, and then forward them to your local Samsung Sales Representative.

Table of Contents

Part I — Programming Model

Chapter 1 Product Overview

S3C8-Series Microcontrollers	1-1
S3C8235B/F8235B Microcontroller.....	1-1
Features	1-2
Block Diagram	1-3
Pin Assignment.....	1-4
Pin Descriptions	1-6
Pin Circuits.....	1-9

Chapter 2 Address Spaces

Overview	2-1
Program Memory (ROM)	2-2
Smart Option	2-3
Register Architecture	2-4
Register Page Pointer (PP)	2-6
Register Set 1.....	2-7
Register Set 2.....	2-7
Prime Register Space.....	2-8
Working Registers	2-9
Using the Register Points.....	2-10
Register Addressing	2-12
Common Working Register Area (C0H–CFH)	2-14
4-Bit Working Register Addressing.....	2-15
8-Bit Working Register Addressing.....	2-17
System and User Stack.....	2-19

Chapter 3 Addressing Modes

Overview	3-1
Register Addressing Mode (R)	3-2
Indirect Register Addressing Mode (IR).....	3-3
Indexed Addressing Mode (X)	3-7
Direct Address Mode (DA).....	3-10
Indirect Address Mode (IA).....	3-12
Relative Address Mode (RA).....	3-13
Immediate Mode (IM)	3-14

Table of Contents (Continued)

Chapter 4 Control Registers

Overview	4-1
----------------	-----

Chapter 5 Interrupt Structure

Overview	5-1
Interrupt Types	5-2
S3C8235B/F8235B Interrupt Structure.....	5-3
Interrupt Vector Addresses	5-5
Enable/Disable Interrupt Instructions (EI, DI)	5-7
System-Level Interrupt Control Registers	5-7
Interrupt Processing Control Points	5-8
Peripheral Interrupt Control Registers	5-9
System Mode Register (SYM)	5-10
Interrupt Mask Register (IMR)	5-11
Interrupt Priority Register (IPR)	5-12
Interrupt Request Register (IRQ)	5-14
Interrupt Pending Function Types	5-15
Interrupt Source Polling Sequence	5-16
Interrupt Service Routines.....	5-16
Generating Interrupt Vector Addresses	5-17
Nesting of Vectored Interrupts.....	5-17

Chapter 6 Instruction Set

Overview	6-1
Data Types	6-1
Register Addressing	6-1
Addressing Modes.....	6-1
Flags Register (FLAGS).....	6-6
Flag Descriptions	6-7
Instruction Set Notation.....	6-8
Condition Codes	6-12
Instruction Descriptions.....	6-13

Table of Contents (Continued)

Part II Hardware Descriptions

Chapter 7 Clock Circuit

Overview	7-1
System Clock Circuit.....	7-1
Main Oscillator Circuits.....	7-2
SUB Oscillator Circuits	7-2
Clock Status During Power-Down Modes.....	7-3
System Clock Control Register (CLKCON).....	7-4
Oscillator Control Register (OSCCON).....	7-5
Switching The CPU Clock	7-6

Chapter 8 RESET and Power-Down

System RESET.....	8-1
Overview	8-1
Normal Mode Reset Operation.....	8-1
Hardware Reset Values.....	8-2
Power-Down Modes	8-5
Stop Mode.....	8-5
Idle Mode.....	8-6

Chapter 9 I/O Ports

Overview	9-1
Port 1.....	9-7
Port 2.....	9-11
Port 3.....	9-13
Port 4.....	9-16

Chapter 10 Basic Timer

Overview	10-1
Basic Timer (BT)	10-1
Basic Timer Control Register (BTCON)	10-1
Basic Timer Function Description.....	10-3

Table of Contents (Continued)

Chapter 11 8-bit Timer A/B

8-Bit Timer A.....	11-1
Overview	11-1
Function Description.....	11-2
Timer A Control Register (TACON).....	11-3
Block Diagram	11-4
8-Bit Timer B.....	11-5
Overview	11-5

Chapter 12 16-bit Capture Timer 1

Overview	12-1
Function Description.....	12-2
Timer 1 Control Register (T1CON).....	12-3
Block Diagram	12-4

Chapter 13 Watch Timer

Overview	13-1
Watch Timer Control Register (WTCON: R/W)	13-2
Watch Timer Circuit Diagram.....	13-3

Chapter 14 LCD Controller/Driver

Overview	14-1
LCD Circuit Diagram.....	14-2
LCD RAM Address Area	14-3
LCD Control Register (LCON), D0H.....	14-4
LCD Mode Register (LMOD)	14-5
LCD Drive Voltage	14-7
LCD SEG/COM Signals	14-7
LCD Voltage Driving Method	14-10
LCD Key Strobe Output Mode	14-11

Chapter 15 10-bit Analog-to-Digital Converter

Overview	15-1
Function Description	15-1
Conversion Timing	15-2
A/D Converter Control Register (ADCON).....	15-2
Internal Reference Voltage Levels.....	15-3
Block Diagram	15-4

Table of Contents (Concluded)

Chapter 16 Voltage Booster

Overview	16-1
Function Description.....	16-1
Block Diagram	16-2

Chapter 17 Voltage Level Detector

Overview	17-1
Voltage Level Detector Control Register (VLDCON).....	17-3

Chapter 18 Pattern Generation Module

Overview	18-1
Pattern Gneration Flow	18-1

Chapter 19 Electrical Data

Overview	19-1
----------------	------

Chapter 20 Mechanical Data

Overview	20-1
----------------	------

Chapter 21 S3F8235B FLASH MCU

Overview	21-1
Operating Mode Characteristics.....	21-5

Chapter 22 Development Tools

Overview	22-1
Shine	22-1
SAMA Assembler.....	22-1
SASM88.....	22-1
HEX2ROM	22-1
Target Boards	22-1
TB8235 Target Board.....	22-3
SMDS2+ Selection (SAM8).....	22-5
IDLE LED	22-5
STOP LED.....	22-5

List of Figures

Figure Number	Title	Page Number
1-1	S3C8235B/F8235B Block Diagram.....	1-3
1-2	S3C8235B/F8235B Pin Assignment (64-QFP-1420F).....	1-4
1-3	S3C8235B/F8235B Pin Assignment (64-LQFP-1010).....	1-5
1-4	Pin Circuit Type B (nRESET).....	1-9
1-5	Pin Circuit Type C	1-9
1-6	Pin Circuit Type D-2 (P3).....	1-9
1-7	Pin Circuit Type D-4 (P0.0-P0.7 except P0.4).....	1-9
1-8	Pin Circuit Type D-4" (P0.4).....	1-10
1-9	Pin Circuit Type F-19 (P1.4-P1.7).....	1-10
1-10	Pin Circuit Type F-20 (P1.0-P1.3).....	1-11
1-11	Pin Circuit Type H (SEG/COM).....	1-11
1-12	Pin Circuit Type H-4.....	1-12
1-13	Pin Circuit Type H-14 (P2).....	1-12
1-14	Pin Circuit Type H-15 (P4).....	1-13
2-1	Program Memory Address Space	2-2
2-2	Smart Option	2-3
2-3	Internal Register File Organization.....	2-5
2-4	Register Page Pointer (PP)	2-6
2-5	Set 1, Set 2, Prime Area Register, and LCD Data Register Map	2-8
2-6	8-Byte Working Register Areas (Slices).....	2-9
2-7	Contiguous 16-Byte Working Register Block.....	2-10
2-8	Non-Contiguous 16-Byte Working Register Block	2-11
2-9	16-Bit Register Pair	2-12
2-10	Register File Addressing	2-13
2-11	Common Working Register Area.....	2-14
2-12	4-Bit Working Register Addressing.....	2-16
2-13	4-Bit Working Register Addressing Example.....	2-16
2-14	8-Bit Working Register Addressing.....	2-17
2-15	8-Bit Working Register Addressing Example.....	2-18
2-16	Stack Operations	2-19
3-1	Register Addressing	3-2
3-2	Working Register Addressing	3-2
3-3	Indirect Register Addressing to Register File	3-3
3-4	Indirect Register Addressing to Program Memory	3-4
3-5	Indirect Working Register Addressing to Register File	3-5
3-6	Indirect Working Register Addressing to Program or Data Memory	3-6
3-7	Indexed Addressing to Register File	3-7
3-8	Indexed Addressing to Program or Data Memory with Short Offset	3-8
3-9	Indexed Addressing to Program or Data Memory	3-9
3-10	Direct Addressing for Load Instructions.....	3-10
3-11	Direct Addressing for Call and Jump Instructions	3-11
3-12	Indirect Addressing.....	3-12
3-13	Relative Addressing	3-13
3-14	Immediate Addressing	3-14

List of Figures (Continued)

Figure Number	Title	Page Number
4-1	Register Description Format	4-4
5-1	S3C8-Series Interrupt Types	5-2
5-2	S3C8235B/F8235B Interrupt Structure.....	5-4
5-3	ROM Vector Address Area.....	5-5
5-4	Interrupt Function Diagram	5-8
5-5	System Mode Register (SYM)	5-10
5-6	Interrupt Mask Register (IMR)	5-11
5-7	Interrupt Request Priority Groups	5-12
5-8	Interrupt Priority Register (IPR)	5-13
5-9	Interrupt Request Register (IRQ)	5-14
6-1	System Flags Register (FLAGS).....	6-6
7-1	Crystal/Ceramic Oscillator (fx).....	7-2
7-2	External Oscillator (fx)	7-2
7-3	RC Oscillator (fx).....	7-2
7-4	Crystal/Ceramic Oscillator (fxt).....	7-2
7-5	External Oscillator (fxt)	7-2
7-3	System Clock Circuit Diagram.....	7-3
7-7	System Clock Control Register (CLKCON).....	7-4
7-8	Oscillator Control Register (OSCCON).....	7-5
7-9	STOP Control Register (STPCON)	7-7
9-1	Port 0 High-Byte Control Register (P0CONH)	9-4
9-2	Port 0 Low-Byte Control Register (P0CONL)	9-5
9-3	Port 0 Interrupt Control Register (P0INT)	9-6
9-4	Port 0 Interrupt Pending Register (P0PND).....	9-6
9-5	Port 1 High-Byte Control Register (P1CONH)	9-8
9-6	Port 1 Low-Byte Control Register (P1CONL)	9-9
9-7	Port 1 Pull-up Control Register (P1PUP).....	9-10
9-8	Port 2 High-Byte Control Register (P2CONH)	9-11
9-9	Port 2 Low-Byte Control Register (P2CONL)	9-12
9-10	Port 3 Control Register (P3CON).....	9-14
9-11	Port 3 Interrupt Control Register (P3INT)	9-15
9-12	Port 3 Interrupt Pending Register (P3PND).....	9-15
9-13	Port 4 Control Register (P4CON).....	9-16

List of Figures (Continued)

Page Number	Title	Page Number
10-1	Basic Timer Control Register (BTCON)	10-2
10-2	Basic Timer Block Diagram	10-4
11-1	Timer A Control Register (TACON)	11-3
11-2	Timer A Functional Block Diagram	11-4
11-3	Timer B Functional Block Diagram	11-5
11-4	Timer B Control Register (TBCON)	11-6
11-5	Timer B Data Registers (TBDATAH/L)	11-7
11-6	Carrier on/off Control Register (REMCON)	11-7
12-1	Timer 1 Control Register (T1CON)	12-3
12-2	Timer 1 Functional Block Diagram	12-4
13-1	Watch Timer Circuit Diagram	13-3
14-1	LCD Function Diagram	14-1
14-2	LCD Circuit Diagram	14-2
14-3	LCD Display Data RAM Organization	14-3
14-4	LCD Mode Control Register	14-6
14-5	Select/No-Select Bias Signals in Static Display Mode	14-7
14-6	LCD Signal and Wave Forms Example in 1/8 Duty, 1/4 Bias Display Mode	14-8
14-7	LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode	14-9
14-8	Voltage Dividing Resistor Circuit Diagram	14-10
14-9	Key Strobe Control Register	14-11
14-10	Key Input Check Sequence During Key Strobe Out Duration	14-12
14-11	Example of Key Strobe Mode with 1/4 Duty SEG Output	14-13
15-1	A/D Converter Control Register (ADCON)	15-2
15-2	A/D Conversion Interrupt Register (ADINT)	15-3
15-3	A/D Converter Data Register (ADDATAH/L)	15-3
15-4	A/D Converter Functional Block Diagram	15-4
15-5	Recommended A/D Converter Circuit for Highest Absolute Accuracy	15-4
16-1	Voltage Booster Block Diagram	16-2
16-2	Pin Connection Example	16-2

List of Figures (Concluded)

Page Number	Title	Page Number
17-1	VLD Control Register (VLDCON).....	17-1
17-2	Block Diagram for Voltage Level Detect	17-2
17-3	Voltage Level Detect Circuit and Control Register	17-3
18-1	Pattern Generation Flow.....	18-1
18-2	PG Control Register (PGCON).....	18-2
18-3	Pattern Generation Circuit Diagram	18-2
19-1	Input Timing for External Interrupts (P0)	19-5
19-2	Input Timing for RESET.....	19-5
19-3	Stop Mode Release Timing Initiated by RESET.....	19-6
19-4	Stop Mode(main) Release Timing Initiated by Interrupts	19-7
19-5	Stop Mode(sub) Release Timing Initiated by Interrupts	19-7
19-6	Clock Timing Measurement at X_{IN}	19-10
19-7	Clock Timing Measurement at XT_{IN}	19-11
19-8	LVR (Low Voltage Reset) Timing.....	19-13
19-9	Operating Voltage Range	19-14
20-1	64-QFP-1420F Package Dimensions.....	20-2
20-2	64-LQFP-1010 Package Dimensions	20-3
21-1	S3F8235B Pin Assignments (64-QFP-1420F Package).....	21-2
21-2	S3F8235B Pin Assignments (64-LQFP-1010 Package).....	21-3
21-3	Operating Voltage Range	21-9
22-1	SMDS Product Configuration (SMDS2+).....	22-2
22-2	TB8235 Target Board Configuration	22-3
22-3	40-Pin Connectors (J101, J102) for TB8235.....	22-6
22-4	S3C8235B/F8235B Probe Adapter Cables for 64-QFP Package.....	22-6

List of Tables

Table Number	Title	Page Number
1-1	S3C8235B/F8235B Pin Descriptions	1-6
2-1	S3C8235B/F8235B Register Type Summary	2-3
4-1	Set 1 Registers	4-1
4-2	Set 1, Bank 0 Registers	4-2
4-3	Set 1, Bank 1 Registers	4-3
5-1	Interrupt Vectors	5-6
5-2	Interrupt Control Register Overview	5-7
5-3	Interrupt Source Control and Data Registers	5-9
6-1	Instruction Group Summary	6-2
6-2	Flag Notation Conventions	6-8
6-3	Instruction Set Symbols	6-8
6-4	Instruction Notation Conventions	6-9
6-5	Opcode Quick Reference	6-10
6-6	Condition Codes	6-12
8-1	S3C8235B/F8235B Set 1 Register Values after RESET	8-2
8-2	S3C8235B/F8235B Set 1, Bank 0 Register Values after RESET	8-3
8-3	S3C8235B/F8235B Set 1, Bank 1 Register Values after RESET	8-4
9-1	S3C8235B/F8235B Port Configuration Overview	9-1
9-2	Port Data Register Summary	9-2
13-1	Watch Timer Control Register (WTCON): Set 1, Bank 0, F2H, R/W	13-2
14-1	LCD Control Register (LCON) Organization	14-4
14-2	Frame Frequency according to LCD Clock Signal (LCDCK)	14-5
14-3	LCD Drive Voltage Values (External Resistor Bias)	14-7
17-1	VLDCON Value and Detection Level	17-3

List of Tables (Continued)

Table Number	Title	Page Number
19-1	Absolute Maximum Ratings.....	19-2
19-2	D.C. Electrical Characteristics.....	19-2
19-3	A.C. Electrical Characteristics.....	19-5
19-4	Input/Output Capacitance.....	19-6
19-5	Data Retention Supply Voltage in Stop Mode.....	19-6
19-6	A/D Converter Electrical Characteristics	19-8
19-7	Main Oscillator Frequency (f_{OSC1}).....	19-9
19-8	Main Oscillator Clock Stabilization Time (t_{ST1}).....	19-9
19-9	Sub Oscillator Frequency (f_{OSC2})	19-10
19-10	Sub Oscillator (Crystal) Start Up Time (t_{ST2})	19-11
19-11	Analog Circuit Characteristics and Consumed Current	19-12
19-12	Characteristics of Voltage Level Detect Circuit	19-12
19-13	LVR(Low Voltage Reset) Circuit Characteristics	19-13
21-1	Descriptions of Pins Used to Read/Write the EPROM.....	21-4
21-2	Comparison of S3F8235B and S3C8235B Features	21-4
21-3	Operating Mode Selection Criteria.....	21-5
21-4	D.C Electrical Characteristics.....	21-5
22-1	Power Selection Settings for TB8235.....	22-4
22-2	Power Selection Settings for EVA Chip Operation (For using SMDS2+ only).....	22-4
22-3	The SMDS2+ Selection (SAM8).....	22-5

List of Programming Tips

Description	Page Number
Chapter 2: Address Spaces	
Using the Page Pointer for RAM clear (Page 0, Page 1).....	2-6
Setting the Register Pointers	2-10
Using the RPs to Calculate the Sum of a Series of Registers	2-11
Addressing the Common Working Register Area	2-15
Standard Stack Operations Using PUSH and POP.....	2-20
Chapter 11: 8-bit Timer A/B	
Using the Timer A.....	11-8
Using the Timer B.....	11-9
Chapter 12: 16-bit Capture Timer 1	
Using the Timer 1.....	12-5
Chapter 13: Watch Timer	
Using the Watch Timer	13-4
Chapter 14: LCD Controller/Driver	
Using the LCD Display	14-14
Using the LCD Key Strobe and Display	14-16
Chapter 15: 10-Bit Analog-To-Digital Converter	
Using the ADC Interrupt	15-5
Using the ADC Main Routine	15-6
Chapter 17: Voltage Level Detector	
Using the Voltage Level Detector	17-4
Chapter 18: Pattern Generation Module	
Using the Pattern Generation.....	18-3

List of Register Descriptions

Register Identifier	Full Register Name	Page Number
ADCON	A/D Converter Control Register	4-5
ADINT	A/D Conversion Interrupt Register.....	4-6
BTCON	Basic Timer Control Register.....	4-7
CLKCON	System Clock Control Register.....	4-8
FLAGS	System Flags Register	4-9
IMR	Interrupt Mask Register.....	4-10
IPH	Instruction Pointer (High Byte)	4-11
IPL	Instruction Pointer (Low Byte)	4-11
IPR	Interrupt Priority Register.....	4-12
IRQ	Interrupt Request Register.....	4-13
KSCON	Key Strobe Control Register	4-14
LCON	LCD Control Register	4-15
LMOD	LCD Mode Control Register.....	4-16
OSCCON	Oscillator Control Register.....	4-17
P0CONH	Port 0 Control Register (High Byte)	4-18
P0CONL	Port 0 Control Register (Low Byte)	4-19
P0INT	Port 0 Interrupt Control Register.....	4-20
P0PND	Port 0 Interrupt Pending Register	4-21
P1CONH	Port 1 Control Register (High Byte)	4-22
P1CONL	Port 1 Control Register (Low Byte)	4-23
P1PUR	Port 1 Pull-up Control Register.....	4-24
P2CONH	Port 2 Control Register (High Byte)	4-25
P2CONL	Port 2 Control Register (Low Byte)	4-26
P3CON	Port 3 Control Register.....	4-27
P3INT	Port 3 Interrupt Control Register.....	4-28
P3PND	Port 3 Interrupt Pending Register	4-29
P4CON	Port 4 Control Register.....	4-30
PGCON	Pattern Generation Control Register	4-31

List of Register Descriptions (Continued)

Register Identifier	Full Register Name	Page Number
PP	Register Page Pointer.....	4-32
RP0	Register Pointer 0.....	4-33
RP1	Register Pointer 1.....	4-33
SPH	Stack Pointer (High Byte).....	4-34
SPL	Stack Pointer (Low Byte)	4-34
STPCON	Stop Control Register.....	4-35
SYM	System Mode Register	4-36
T1CON	Timer 1 Control Register.....	4-37
TACON	Timer A Control Register.....	4-38
TBCON	Timer B Control Register	4-39
TINTPND	Timer A,1 Interrupt Pending Register	4-40
VLDCON	Voltage Level Detector Control Register.....	4-41
WTCON	Watch Timer Control Register.....	4-42

List of Instruction Descriptions

Instruction Mnemonic	Full Register Name	Page Number
ADC	Add with Carry	6-14
ADD	Add.....	6-15
AND	Logical AND.....	6-16
BAND	Bit AND.....	6-17
BCP	Bit Compare.....	6-18
BITC	Bit Complement	6-19
BITR	Bit Reset.....	6-20
BITS	Bit Set.....	6-21
BOR	Bit OR.....	6-22
BTJRF	Bit Test, Jump Relative on False.....	6-23
BTJRT	Bit Test, Jump Relative on True.....	6-24
BXOR	Bit XOR	6-25
CALL	Call Procedure	6-26
CCF	Complement Carry Flag	6-27
CLR	Clear	6-28
COM	Complement	6-29
CP	Compare.....	6-30
CPIJE	Compare, Increment, and Jump on Equal.....	6-31
CPIJNE	Compare, Increment, and Jump on Non-Equal.....	6-32
DA	Decimal Adjust.....	6-33
DEC	Decrement.....	6-35
DECW	Decrement Word	6-36
DI	Disable Interrupts	6-37
DIV	Divide (Unsigned).....	6-38
DJNZ	Decrement and Jump if Non-Zero	6-39
EI	Enable Interrupts	6-40
ENTER	Enter.....	6-41
EXIT	Exit.....	6-42
IDLE	Idle Operation.....	6-43
INC	Increment	6-44
INCW	Increment Word.....	6-45
IRET	Interrupt Return	6-46
JP	Jump.....	6-47
JR	Jump Relative.....	6-48
LD	Load.....	6-49
LDB	Load Bit.....	6-51

List of Instruction Descriptions (Continued)

Instruction Mnemonic	Full Register Name	Page Number
LDC/LDE	Load Memory	6-52
LDCD/LDED	Load Memory and Decrement	6-54
LDCI/LDEI	Load Memory and Increment	6-55
LDCPD/LDEPD	Load Memory with Pre-Decrement	6-56
LDCPI/LDEPI	Load Memory with Pre-Increment	6-57
LDW	Load Word.....	6-58
MULT	Multiply (Unsigned).....	6-59
NEXT	Next.....	6-60
NOP	No Operation.....	6-61
OR	Logical OR.....	6-62
POP	Pop from Stack	6-63
POPUD	Pop User Stack (Decrementing).....	6-64
POPUI	Pop User Stack (Incrementing)	6-65
PUSH	Push to Stack.....	6-66
PUSHUD	Push User Stack (Decrementing).....	6-67
PUSHUI	Push User Stack (Incrementing)	6-68
RCF	Reset Carry Flag	6-69
RET	Return	6-70
RL	Rotate Left.....	6-71
RLC	Rotate Left through Carry	6-72
RR	Rotate Right.....	6-73
RRC	Rotate Right through Carry	6-74
SB0	Select Bank 0.....	6-75
SB1	Select Bank 1	6-76
SBC	Subtract with Carry	6-77
SCF	Set Carry Flag.....	6-78
SRA	Shift Right Arithmetic.....	6-79
SRP/SRP0/SRP1	Set Register Pointer	6-80
STOP	Stop Operation.....	6-81
SUB	Subtract	6-82
SWAP	Swap Nibbles	6-83
TCM	Test Complement under Mask	6-84
TM	Test under Mask	6-85
WFI	Wait for Interrupt.....	6-86
XOR	Logical Exclusive OR	6-87

1 PRODUCT OVERVIEW

S3C8-SERIES MICROCONTROLLERS

Samsung's S3C8-series of 8-bit single-chip CMOS microcontrollers offers a fast and efficient CPU, a wide range of integrated peripherals, and various mask-programmable ROM sizes. The major CPU features are:

- Efficient register-oriented architecture
- Selectable CPU clock sources
- Idle and Stop power-down mode released by interrupt or reset
- Built-in basic timer with watchdog function

A sophisticated interrupt structure recognizes up to eight interrupt levels. Each level can have one or more interrupt sources and vectors.

S3C8235B/F8235B MICROCONTROLLER

The S3C8235B/F8235B single-chip CMOS microcontrollers are fabricated using the highly advanced CMOS process, based on Samsung's latest CPU architecture.

The S3C8235B is a microcontroller with a 16K-byte mask-programmable ROM embedded.

The S3F8235B is a microcontroller with a 16K-byte Flash ROM embedded.

Using a proven modular design approach, Samsung engineers have successfully developed the S3C8235B/F8235B by integrating the following peripheral modules with the powerful SAM8 core:

- Five programmable I/O ports, including three 8-bit ports and two 4-bit ports, for a total of 32 pins.
- Eight bit-programmable pins for external interrupts.
- One 8-bit basic timer for oscillation stabilization and watchdog function (system reset).
- Two 8-bit timer/counter and one 16-bit timer/counter with selectable operating modes.
- Watch timer for real time
- 8-channel A/D converter

The S3C8235B/F8235B is versatile microcontroller for camera, LCD and ADC application, etc. They are currently available in 64-pin LQFP and 64-pin QFP package.

FEATURES

CPU

- SAM88RC CPU core

Memory

- 552-byte internal register file (including LCD display RAM)
- 16K-byte program memory

Oscillation Sources

- Crystal, Ceramic or RC for main clock
- Crystal for sub clock (32.768 kHz)
- CPU clock divider (1/1, 1/2, 1/8, 1/16)

Instruction Set

- 78 instructions
- Idle and Stop instructions

Instruction Execution Time

- 500ns at $f_x = 8$ MHz (minimum, main clock)
- 122 μ s at $f_{xt} = 32.768$ kHz (sub clock)

Interrupts

- 8 interrupt levels and 16 internal source

32 I/O Ports

- 16 normal I/O pins
- 16 pins sharing with LCD signals

Timers and Timer/Counters

- One programmable 8-bit basic timer (BT) for oscillation stabilization control or watchdog timer function
- One 8-bit timer/counter (**Timer A**) with three operating modes; Interval mode, capture mode and PWM mode.
- One 8-bit timer/counter (**Timer B**) Carrier frequency (or PWM) generator.
- One 16-bit capture timer/counter (**Timer 1**) with two operating modes; Interval mode, Capture mode for pulse period or duty.

Watch Timer

- Interval Time: 3.19ms, 0.25s, 0.5s, 1.0s at 32.768 kHz
- 0.5/1/2/4 kHz buzzer output selectable

LCD Controller/Driver

- 24 segments and 8 common terminals
- 4 and 8 common selectable
- Internal resistor circuit for LCD bias

Analog to Digital Converter

- 8-channel analog input
- 10-bit conversion resolution
- 25 μ s conversion

Voltage Booster

- LCD drive voltage supply
- S/W control (Enable/Disable)

Low Voltage Reset(LVR)

- Low Voltage Check to make system reset
- $V_{LVR} = 2.3V/2.8V/3.7V$

Pattern Generation Module

- Pattern generation module triggered by timer match signal and S/W.

Voltage Detector for Indication

- Voltage Detector to indicate specific voltage.
- S/W control (2.35V, 3.3V, 4.5V)

Key Strobe Mode

- Support automatic key strobe output with LCD driver(Maximum 4 x 12 key matrices)

Two Power-Down Modes

- Idle mode: only CPU clock stops
- Stop mode: system clock and CPU stop

Operating Temperature Range

- -25°C to + 85°C

Operating Voltage Range

- 2.0 V to 5.5 V at 4 MHz (main clock)
- 2.7 V to 5.5 V at 8 MHz (main clock)
- 2.0 V to 5.5 V at 32.768 kHz (sub clock)

Package Type

- 64-QFP-1420F, 64-LQFP-1010

Smart Option

- Low Voltage Reset(LVR) level and enable/disable are at your hardwired option. (ROM address 3EH,3FH)


BLOCK DIAGRAM

Figure 1-1. S3C8235B/F8235B Block Diagram


PIN ASSIGNMENT

Figure 1-2. S3C8235B/F8235B Pin Assignment (64-QFP-1420F)

PIN ASSIGNMENT




Figure 1-3. S3C8235B/F8235B Pin Assignment (64-LQFP-1010)

PIN DESCRIPTIONS**Table 1-1. S3C8235B/F8235B Pin Descriptions**

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
P0.0-P0.3 P0.4 P0.5 P0.6 P0.7	I/O	I/O port with bit-programmable pins. Configurable to schmitt trigger input mode or push-pull output mode by software. Pull-up resistors are assignable by software. Pins can be assigned individually as external interrupt inputs with noise filters, interrupt enable/disable, and interrupt pending control. P0.4 pin have high current drive capability.	D-4 D-4" D-4	4-7 8 17 18 19	INT0-INT3 INT4/TBPWM INT5/T1OUT INT6/T1CK INT7/T1CAP
P1.0-P1.3	I/O	I/O port with bit-programmable pins. Configurable to normal input and AD input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type. Pull-up resistors are assignable by software.	F-20	22-25	AD0-AD3
P1.4-P1.7	I/O	I/O port with bit-programmable pins. Configurable to normal input and AD input mode and push-pull output. Pull-up resistors are assignable by software. Alternately configurable to output pins for LCD COM and PG output.	F-19	26-29	AD4-AD7 COM7-COM4 PG0-PG3
P2.0-P2.7	I/O	I/O port with bit-programmable pins. Configurable to normal input mode or output mode. Pin circuits are either push-pull or n-channel open-drain type. Pull-up resistors are assignable by software. Alternately configurable to output pins for LCD SEG and Key strobe.	H-14	46-53	SEG12-SEG19 KSTR1-KSTR8
P3.0 P3.1 P3.2 P3.3	I/O	I/O port with bit-programmable pins. Configurable to schmitt trigger input mode, key strobe input mode, or push-pull output mode. The port 3 pins have high current drive capability.	D-2	64 1 2 3	KIN0/TAPWM /TAOUT KIN1/TACK KIN2/TACAP KIN3/BUZ

Table 1-1. S3C8235B/F8235B Pin Descriptions (Continued)

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
P4.0-4.3	I/O	I/O port with bit-programmable pins. Configurable to normal input mode and push-pull output mode. pull-up resistors are assignable by software. Alternately configurable to output pins for LCD SEG, key strobe, and PG output.	H-15	54-57	SEG20-SEG23 KSTR9-KSTR12 PG4-PG7
INT0-INT3 INT5-INT7	I/O	External interrupts input with noise filter.	D-4	4-7 17-19	P0.0-P0.3 P0.5-P0.7
INT4	I/O	External interrupts input with noise filter.	D-4"	8	P0.4
AD0-AD3 AD4-AD7	I/O	A/D converter analog input channels	F-20 F-19	22-25 26-29	P1.0-P1.3 P1.4-P1.7
AV _{REF}	-	A/D converter reference voltage	-	21	-
AV _{SS}	-	A/D converter Ground	-	20	-
CA,CB	-	Capacitor terminal for voltage booster	-	62, 63	-
COM0-COM3	O	LCD Common signal output	H	33-30	-
COM4-COM7	I/O	LCD Common signal output	F-19	29-26	P1.7-P1.4
SEG0-SEG 11	O	LCD Segment signal output	H	34-45	-
SEG12-SEG19	I/O	LCD Segment signal output	H-14	46-53	P2.0-P2.7 KSTR1-KSTR8
SEG20-SEG23	I/O	LCD Segment signal output	H-15	54-57	P4.0-P4.3 KSTR9-KSTR12
VLC1-VLC4	-	LCD power supply	-	58-61	-
TBPWM	I/O	Remote controller signal output(Carrier output) or PWM output	D-4"	8	P0.4
TAPWM	I/O	Timer A PWM output	D-2	64	P3.0
TAOUT	I/O	Timer A clock output	D-2	64	P3.0
BUZ	I/O	Buzzer signal output	D-2	3	P3.3
TACAP	I/O	Timer A Capture input	D-2	2	P3.2
TACK	I/O	Timer A Clock source input	D-2	1	P3.1
KIN0-KIN3	I/O	Key strobe input	D-2	64, 1-3	P3.0-P3.3
KSTR1-KSTR8	I/O	Key strobe output	H-14	46-53	P2.0-P2.7
KSTR9-KSTR12	I/O	Key strobe output	H-15	54-57	P4.0-P4.3
nRESET	I	System Reset pin	B	16	-

Table 1-1. S3C8235B/F8235B Pin Descriptions (Continued)

Pin Names	Pin Type	Pin Description	Circuit Type	Pin No.	Shared Functions
T1OUT	I/O	Timer1 match toggle output	D-4	17	P0.5
T1CK	I/O	Timer1 clock source input	D-4	18	P0.6
T1CAP	I/O	Timer1 Capture input	D-4	19	P0.7
PG0-PG3	I/O	Pattern generation output	F-19	26-29	P1.4-P1.7
PG4-PG7	I/O	Pattern generation output	H-15	54-57	P4.0-P4.3
TEST	I	Test signal input pin (for factory use only; must be connected to V _{SS}).	–	13	–
X _{OUT} , X _{IN}	–	Main oscillator pins	–	11, 12	–
XT _{IN} , XT _{OUT}	–	Sub oscillator pins	–	14, 15	–
V _{DD}	–	Power supply input pin	–	9	–
V _{SS}	–	Ground pin	–	10	–

PIN CIRCUITS




Figure 1-4. Pin Circuit Type B (nRESET)




Figure 1-6. Pin Circuit Type D-2 (P3)




Figure 1-5. Pin Circuit Type C




Figure 1-7. Pin Circuit Type D-4
(P0.0-P0.7 except P0.4)




Figure 1-8. Pin Circuit Type D-4" (P0.4)




Figure 1-9. Pin Circuit Type F-19 (P1.4-P1.7)




Figure 1-10. Pin Circuit Type F-20 (P1.0-P1.3)




Figure 1-11. Pin Circuit Type H (SEG/COM)




Figure 1-12. Pin Circuit Type H-4




Figure 1-13. Pin Circuit Type H-14 (P2)




Figure 1-14. Pin Circuit Type H-15 (P4)

2 ADDRESS SPACES

OVERVIEW

The S3C8235B/F8235B microcontroller has two types of address space:

- Internal program memory (ROM)
- Internal data memory (RAM)

A 16-bit address bus supports program memory operations. A separate 8-bit register bus carries addresses and data between the CPU and the register file.

The S3C8235B/F8235B has an internal 16K-byte mask-programmable ROM and 552-byte RAM.

PROGRAM MEMORY (ROM)

Program memory (ROM) stores program codes or table data. The S3C8235B/F8235B has 16 Kbytes of internal mask programmable program memory. The program memory address range is therefore 0H–3FFFH (see Figure 2-1).

The first 256 bytes of the ROM (0H–0FFH) are reserved for interrupt vector addresses. Unused locations in this address range can be used as normal program memory. If you use the vector address area to store a program code, be careful not to overwrite the vector addresses stored in these locations.

The ROM address at which a program execution starts after a reset is 0100H.





Figure 2-1. Program Memory Address Space

SMART OPTION**Figure 2-2. Smart Option**

Smart option is the ROM option for start condition of the chip. The ROM address used by smart option is from 003EH to 003FH. The S3C8235B/F8235B only use 003EH. The default value of ROM is FFH (LVR disable)

REGISTER ARCHITECTURE

In the S3C8235B/F8235B implementation, the upper 64-byte area of register files is expanded two 64-byte areas, called *set 1* and *set 2*. The upper 32-byte area of set 1 is further expanded two 32-byte register banks (bank 0 and bank 1), and the lower 32-byte area is a single 32-byte common area. In addition, set 2 is logically expanded 2 separately addressable register pages, page 0–page 1.

In case of S3C8235B/F8235B the total number of addressable 8-bit registers is 632. Of these 632 registers, 16 bytes are for CPU and system control registers, 24 bytes are for LCD data registers, 64 bytes are for peripheral control and data registers, 16 bytes are used as a shared working registers, and 512 registers are for general-purpose use.

You can always address set 1 register locations, regardless of which of the 2 register pages is currently selected. Set 1 locations, however, can only be addressed using direct addressing modes.

The extension of register space into separately addressable areas (sets, banks, and pages) is supported by various addressing mode restrictions, the select bank instructions, SB0 and SB1, and the register page pointer (PP).

Specific register types and the area (in bytes) that they occupy in the register file are summarized in Table 2–1.

Table 2-1. S3C8235B/F8235B Register Type Summary

Register Type	Number of Bytes
General-purpose registers (including the 16-byte common working register area, two 192-byte prime register area, and two 64-byte set 2 area)	528
LCD data registers	24
CPU and system control registers	16
Mapped clock, peripheral, I/O control, and data registers	64
Total Addressable Bytes	632




Figure 2-3. Internal Register File Organization

REGISTER PAGE POINTER (PP)

The S3C8-series architecture supports the logical expansion of the physical 256-byte internal register file (using an 8-bit data bus) into as many as 16 separately addressable register pages. Page addressing is controlled by the register page pointer (PP, DFH). In the S3C8235B/F8235B microcontroller, a paged register file expansion is implemented for LCD data registers, and the register page pointer must be changed to address other pages.

After a reset, the page pointer's source value (lower nibble) and the destination value (upper nibble) are always "0000", automatically selecting page 0 as the source and destination page for register addressing.




Figure 2-4. Register Page Pointer (PP)

☞ PROGRAMMING TIP — Using the Page Pointer for RAM clear (Page 0, Page 1)

RAMCL0	LD	PP,#00H	; Destination ← 0, Source ← 0
	SRP	#0C0H	
	LD	R0,#0FFH	; Page 0 RAM clear starts
	CLR	@R0	
	DJNZ	R0, RAMCL0	
RAMCL1	CLR	@R0	; R0 = 00H
	LD	PP,#10H	; Destination ← 1, Source ← 0
	LD	R0,#0FFH	; Page 1 RAM clear starts
	CLR	@R0	
	DJNZ	R0, RAMCL1	
	CLR	@R0	; R0 = 00H

NOTE: You should refer to page 6-39 and use DJNZ instruction properly when DJNZ instruction is used in your program.

REGISTER SET 1

The term *set 1* refers to the upper 64 bytes of the register file, locations C0H–FFH.

The upper 32-byte area of this 64-byte space (E0H–FFH) is expanded two 32-byte register banks, *bank 0* and *bank 1*. The set register bank instructions, SB0 or SB1, are used to address one bank or the other. A hardware reset operation always selects bank 0 addressing.

The upper two 32-byte areas (bank 0 and bank 1) of set 1 (E0H–FFH) contains 48 mapped system and peripheral control registers. The lower 32-byte area contains 16 system registers (D0H–DFH) and a 16-byte common working register area (C0H–CFH).

Registers in set 1 locations are directly accessible at all times using Register addressing mode. The 16-byte working register area can only be accessed using working register addressing (For more information about working register addressing, please refer to Chapter 3, “Addressing Modes.”)

REGISTER SET 2

The same 64-byte physical space that is used for set 1 locations C0H–FFH is logically duplicated to add another 64 bytes of register space. This expanded area of the register file is called set 2. For the S3C8235B/F8235B, the set 2 address range (C0H–FFH) is accessible on pages 0-1.

The logical division of set 1 and set 2 is maintained by means of addressing mode restrictions. You can use only Register addressing mode to access set 1 locations. In order to access registers in set 2, you must use Register Indirect addressing mode or Indexed addressing mode.

The set 2 register area is commonly used for stack operations.

PRIME REGISTER SPACE

The lower 192 bytes (00H–BFH) of the S3C8235B/F8235B's two 256-byte register pages is called *prime register area*. Prime registers can be accessed using any of the seven addressing modes (see Chapter 3, "Addressing Modes.")

The prime register area on page 0 is immediately addressable following a reset. In order to address prime registers on pages 0, or 1 you must set the register page pointer (PP) to the appropriate source and destination values.




Figure 2-5. Set 1, Set 2, Prime Area Register, and LCD Data Register Map

WORKING REGISTERS

Instructions can access specific 8-bit registers or 16-bit register pairs using either 4-bit or 8-bit address fields. When 4-bit working register addressing is used, the 256-byte register file can be seen by the programmer as one that consists of 328-byte register groups or "slices." Each slice comprises of eight 8-bit registers.

Using the two 8-bit register pointers, RP1 and RP0, two working register slices can be selected at any one time to form a 16-byte working register block. Using the register pointers, you can move this 16-byte register block anywhere in the addressable register file, except for the set 2 area.

The terms slice and block are used in this manual to help you visualize the size and relative locations of selected working register spaces:

- One working register *slice* is 8 bytes (eight 8-bit working registers, R0–R7 or R8–R15)
- One working register *block* is 16 bytes (sixteen 8-bit working registers, R0–R15)

All the registers in an 8-byte working register slice have the same binary value for their five most significant address bits. This makes it possible for each register pointer to point to one of the 24 slices in the register file. The base addresses for the two selected 8-byte register slices are contained in register pointers RP0 and RP1.

After a reset, RP0 and RP1 always point to the 16-byte common area in set 1 (C0H–CFH).




Figure 2-6. 8-Byte Working Register Areas (Slices)

USING THE REGISTER POINTS

After a reset, RP# point to the working register common area: RP0 points to addresses C0H–C7H, and RP1 points to addresses C8H–CFH.

To change a register pointer value, you load a new value to RP0 and/or RP1 using an SRP or LD instruction. (see Figures 2-6 and 2-7).

With working register addressing, you can only access those two 8-bit slices of the register file that are currently pointed to by RP0 and RP1. You cannot, however, use the register pointers to select a working register space in set 2, C0H–FFH, because these locations can be accessed only using the Indirect Register or Indexed addressing modes.

The selected 16-byte working register block usually consists of two contiguous 8-byte slices. As a general programming guideline, it is recommended that RP0 point to the "lower" slice and RP1 point to the "upper" slice (see Figure 2-6).

Because a register pointer can point to either of the two 8-byte slices in the working register block, you can flexibly define the working register area to support program requirements.

PROGRAMMING TIP — Setting the Register Pointers

SRP	#70H	; RP0 ← 70H, RP1 ← 78H
SRP1	#48H	; RP0 ← no change, RP1 ← 48H,
SRP0	#0A0H	; RP0 ← A0H, RP1 ← no change
CLR	RP0	; RP0 ← 00H, RP1 ← no change
LD	RP1,#0F8H	; RP0 ← no change, RP1 ← 0F8H




Figure 2-7. Contiguous 16-Byte Working Register Block




Figure 2-8. Non-Contiguous 16-Byte Working Register Block

 **PROGRAMMING TIP — Using the RPs to Calculate the Sum of a Series of Registers**

Calculate the sum of registers 80H–85H using the register pointer. The register addresses from 80H through 85H contain the values 10H, 11H, 12H, 13H, 14H, and 15 H, respectively:

SRP0	#80H	; RP0 \leftarrow 80H
ADD	R0,R1	; R0 \leftarrow R0 + R1
ADC	R0,R2	; R0 \leftarrow R0 + R2 + C
ADC	R0,R3	; R0 \leftarrow R0 + R3 + C
ADC	R0,R4	; R0 \leftarrow R0 + R4 + C
ADC	R0,R5	; R0 \leftarrow R0 + R5 + C

The sum of these six registers, 6FH, is located in the register R0 (80H). The instruction string used in this example takes 12 bytes of instruction code and its execution time is 36 cycles. If the register pointer is not used to calculate the sum of these registers, the following instruction sequence would have to be used:

ADD	80H,81H	; 80H \leftarrow (80H) + (81H)
ADC	80H,82H	; 80H \leftarrow (80H) + (82H) + C
ADC	80H,83H	; 80H \leftarrow (80H) + (83H) + C
ADC	80H,84H	; 80H \leftarrow (80H) + (84H) + C
ADC	80H,85H	; 80H \leftarrow (80H) + (85H) + C

Now, the sum of the six registers is also located in register 80H. However, this instruction string takes 15 bytes of instruction code rather than 12 bytes, and its execution time is 50 cycles rather than 36 cycles.

REGISTER ADDRESSING

The S3C-series register architecture provides an efficient method of working register addressing that takes full advantage of shorter instruction formats to reduce execution time.

With Register (R) addressing mode, in which the operand value is the content of a specific register or register pair, you can access any location in the register file except for set 2. With working register addressing, you use a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space.

Registers are addressed either as a single 8-bit register or as a paired 16-bit register space. In a 16-bit register pair, the address of the first 8-bit register is always an even number and the address of the next register is always an odd number. The most significant byte of the 16-bit data is always stored in the even-numbered register, and the least significant byte is always stored in the next (+1) odd-numbered register.

Working register addressing differs from Register addressing as it uses a register pointer to identify a specific 8-byte working register space in the internal register file and a specific 8-bit register within that space.




Figure 2-9. 16-Bit Register Pair




Figure 2-10. Register File Addressing

COMMON WORKING REGISTER AREA (C0H–CFH)

After a reset, register pointers RP0 and RP1 automatically select two 8-byte register slices in set 1, locations C0H–CFH, as the active 16-byte working register block:

$$RP0 \rightarrow C0H\text{--}C7H$$

$$RP1 \rightarrow C8H\text{--}CFH$$

This 16-byte address range is called *common area*. That is, locations in this area can be used as working registers by operations that address any location on any page in the register file. Typically, these working registers serve as temporary buffers for data operations between different pages.




Figure 2-11. Common Working Register Area

 **PROGRAMMING TIP — Addressing the Common Working Register Area**

As the following examples show, you should access working registers in the common area, locations C0H–CFH, using working register addressing mode only.

Examples 1. LD 0C2H,40H ; Invalid addressing mode!

Use working register addressing instead:

SRP	#0C0H	
LD	R2,40H	; R2 (C2H) → the value in location 40H

2. ADD 0C3H,#45H ; Invalid addressing mode!

Use working register addressing instead:

SRP	#0C0H	
ADD	R3,#45H	; R3 (C3H) → R3 + 45H

4-BIT WORKING REGISTER ADDRESSING

Each register pointer defines a movable 8-byte slice of working register space. The address information stored in a register pointer serves as an addressing "window" that makes it possible for instructions to access working registers very efficiently using short 4-bit addresses. When an instruction addresses a location in the selected working register area, the address bits are concatenated in the following way to form a complete 8-bit address:

- The high-order bit of the 4-bit address selects one of the register pointers ("0" selects RP0, "1" selects RP1).
- The five high-order bits in the register pointer select an 8-byte slice of the register space.
- The three low-order bits of the 4-bit address select one of the eight registers in the slice.

As shown in Figure 2-11, the result of this operation is that the five high-order bits from the register pointer are concatenated with the three low-order bits from the instruction address to form the complete address. As long as the address stored in the register pointer remains unchanged, the three bits from the address will always point to an address in the same 8-byte register slice.

Figure 2-12 shows a typical example of 4-bit working register addressing. The high-order bit of the instruction "INC R6" is "0", which selects RP0. The five high-order bits stored in RP0 (01110B) are concatenated with the three low-order bits of the instruction's 4-bit address (110B) to produce the register address 76H (01110110B).




Figure 2-12. 4-Bit Working Register Addressing




Figure 2-13. 4-Bit Working Register Addressing Example

8-BIT WORKING REGISTER ADDRESSING

You can also use 8-bit working register addressing to access registers in a selected working register area. To initiate 8-bit working register addressing, the upper four bits of the instruction address must contain the value "1100B." This 4-bit value (1100B) indicates that the remaining four bits have the same effect as 4-bit working register addressing.

As shown in Figure 2-13, the lower nibble of the 8-bit address is concatenated in much the same way as for 4-bit addressing: Bit 3 selects either RP0 or RP1, which then supplies the five high-order bits of the final address; the three low-order bits of the complete address are provided by the original instruction.

Figure 2-14 shows an example of 8-bit working register addressing. The four high-order bits of the instruction address (1100B) specify 8-bit working register addressing. Bit 4 ("1") selects RP1 and the five high-order bits in RP1 (10101B) become the five high-order bits of the register address. The three low-order bits of the register address (011) are provided by the three low-order bits of the 8-bit instruction address. The five address bits from RP1 and the three address bits from the instruction are concatenated to form the complete register address, 0ABH (10101011B).




Figure 2-14. 8-Bit Working Register Addressing




Figure 2-15. 8-Bit Working Register Addressing Example

SYSTEM AND USER STACK

The S3C8-series microcontrollers use the system stack for data storage, subroutine calls and returns. The PUSH and POP instructions are used to control system stack operations. The S3C8235B architecture supports stack operations in the internal register file.

Stack Operations

Return addresses for procedure calls, interrupts, and data are stored on the stack. The contents of the PC are saved to stack by a CALL instruction and restored by the RET instruction. When an interrupt occurs, the contents of the PC and the FLAGS register are pushed to the stack. The IRET instruction then pops these values back to their original locations. The stack address value is always decreased by one before a push operation and increased by one after a pop operation. The stack pointer (SP) always points to the stack frame stored on the top of the stack, as shown in Figure 2-16.




Figure 2-16. Stack Operations

User-Defined Stacks

You can freely define stacks in the internal register file as data storage locations. The instructions PUSHUI, PUSHUD, POPUI, and POPUD support user-defined stack operations.

Stack Pointers (SPL, SPH)

Register locations D8H and D9H contain the 16-bit stack pointer (SP) that is used for system stack operations. The most significant byte of the SP address, SP15–SP8, is stored in the SPH register (D8H), and the least significant byte, SP7–SP0, is stored in the SPL register (D9H). After a reset, the SP value is undetermined.

Because only internal memory space is implemented in the S3C8235B/F8235B, the SPL must be initialized to an 8-bit value in the range 00H–FFH. The SPH register is not needed and can be used as a general-purpose register, if necessary.

When the SPL register contains the only stack pointer value (that is, when it points to a system stack in the register file), you can use the SPH register as a general-purpose data register. However, if an overflow or underflow condition occurs as a result of increasing or decreasing the stack address value in the SPL register during normal stack operations, the value in the SPL register will overflow (or underflow) to the SPH register, overwriting any other data that is currently stored there. To avoid overwriting data in the SPH register, you can initialize the SPL value to "FFH" instead of "00H".

 **PROGRAMMING TIP — Standard Stack Operations Using PUSH and POP**

The following example shows you how to perform stack operations in the internal register file using PUSH and POP instructions:

LD	SPL,#0FFH	; SPL ← FFH ; (Normally, the SPL is set to OFFH by the initialization ; routine)
•		
•		
•		
PUSH	PP	; Stack address 0FEH ← PP
PUSH	RP0	; Stack address 0FDH ← RP0
PUSH	RP1	; Stack address 0FCH ← RP1
PUSH	R3	; Stack address 0FBH ← R3
•		
•		
•		
POP	R3	; R3 ← Stack address 0FBH
POP	RP1	; RP1 ← Stack address 0FCH
POP	RP0	; RP0 ← Stack address 0FDH
POP	PP	; PP ← Stack address 0FEH

3 ADDRESSING MODES

OVERVIEW

Instructions that are stored in program memory are fetched for execution using the program counter. Instructions indicate the operation to be performed and the data to be operated on. Addressing mode is the method used to determine the location of the data operand. The operands specified in SAM88RC instructions may be condition codes, immediate data, or a location in the register file, program memory, or data memory.

The S3C-series instruction set supports seven explicit addressing modes. Not all of these addressing modes are available for each instruction. The seven addressing modes and their symbols are:

- Register (R)
- Indirect Register (IR)
- Indexed (X)
- Direct Address (DA)
- Indirect Address (IA)
- Relative Address (RA)
- Immediate (IM)

REGISTER ADDRESSING MODE (R)

In Register addressing mode (R), the operand value is the content of a specified register or register pair (see Figure 3-1).

Working register addressing differs from Register addressing in that it uses a register pointer to specify an 8-byte working register space in the register file and an 8-bit register within that space (see Figure 3-2).




Figure 3-1. Register Addressing




Figure 3-2. Working Register Addressing

INDIRECT REGISTER ADDRESSING MODE (IR)

In Indirect Register (IR) addressing mode, the content of the specified register or register pair is the address of the operand. Depending on the instruction used, the actual address may point to a register in the register file, to program memory (ROM), or to an external memory space (see Figures 3-3 through 3-6).

You can use any 8-bit register to indirectly address another register. Any 16-bit register pair can be used to indirectly address another memory location. Please note, however, that you cannot access locations C0H–FFH in set 1 using the Indirect Register addressing mode.




Figure 3-3. Indirect Register Addressing to Register File



INDIRECT REGISTER ADDRESSING MODE (Continued)

Figure 3-4. Indirect Register Addressing to Program Memory

INDIRECT REGISTER ADDRESSING MODE (Continued)**Figure 3-5. Indirect Working Register Addressing to Register File**

INDIRECT REGISTER ADDRESSING MODE (Concluded)




Figure 3-6. Indirect Working Register Addressing to Program or Data Memory

INDEXED ADDRESSING MODE (X)

Indexed (X) addressing mode adds an offset value to a base address during instruction execution in order to calculate the effective operand address (see Figure 3-7). You can use Indexed addressing mode to access locations in the internal register file or in external memory. Please note, however, that you cannot access locations C0H–FFH in set 1 using Indexed addressing mode.

In short offset Indexed addressing mode, the 8-bit displacement is treated as a signed integer in the range –128 to +127. This applies to external memory accesses only (see Figure 3-8.)

For register file addressing, an 8-bit base address provided by the instruction is added to an 8-bit offset contained in a working register. For external memory accesses, the base address is stored in the working register pair designated in the instruction. The 8-bit or 16-bit offset given in the instruction is then added to that base address (see Figure 3-9).

The only instruction that supports Indexed addressing mode for the internal register file is the Load instruction (LD). The LDC and LDE instructions support Indexed addressing mode for internal program memory and for external data memory, when implemented.




Figure 3-7. Indexed Addressing to Register File

INDEXED ADDRESSING MODE (Continued)




Figure 3-8. Indexed Addressing to Program or Data Memory with Short Offset

INDEXED ADDRESSING MODE (Concluded)





Figure 3-9. Indexed Addressing to Program or Data Memory

DIRECT ADDRESS MODE (DA)

In Direct Address (DA) mode, the instruction provides the operand's 16-bit memory address. Jump (JP) and Call (CALL) instructions use this addressing mode to specify the 16-bit destination address that is loaded into the PC whenever a JP or CALL instruction is executed.


The LDC and LDE instructions can use Direct Address mode to specify the source or destination address for Load operations to program memory (LDC) or to external data memory (LDE), if implemented.



Sample Instructions:

- | | | |
|-----|----------|--|
| LDC | R5,1234H | ; The values in the program address (1234H) are loaded into register R5. |
| LDE | R5,1234H | ; Identical operation to LDC example, except that external program memory is accessed. |

Figure 3-10. Direct Addressing for Load Instructions

DIRECT ADDRESS MODE (Continued)

Sample Instructions:


JP C,JOB1 ; Where JOB1 is a 16-bit immediate address
CALL DISPLAY ; Where DISPLAY is a 16-bit immediate address

Figure 3-11. Direct Addressing for Call and Jump Instructions

INDIRECT ADDRESS MODE (IA)

In Indirect Address (IA) mode, the instruction specifies an address located in the lowest 256 bytes of the program memory. The selected pair of memory locations contains the actual address of the next instruction to be executed. Only the CALL instruction can use the Indirect Address mode.

Because the Indirect Address mode assumes that the operand is located in the lowest 256 bytes of program memory, only an 8-bit address is supplied in the instruction; the upper bytes of the destination address are assumed to be all zeros.



Sample Instruction:

CALL #40H ; The 16-bit value in program memory addresses 40H and 41H is the subroutine start address.

Figure 3-12. Indirect Addressing

RELATIVE ADDRESS MODE (RA)

In Relative Address (RA) mode, a twos-complement signed displacement between – 128 and + 127 is specified in the instruction. The displacement value is then added to the current PC value. The result is the address of the next instruction to be executed. Before this addition occurs, the PC contains the address of the instruction immediately following the current instruction.

Several program control instructions use the Relative Address mode to perform conditional jumps. The instructions that support RA addressing are BTJRF, BTJRT, DJNZ, CPIJE, CPIJNE, and JR.




Figure 3-13. Relative Addressing

IMMEDIATE MODE (IM)

In Immediate (IM) addressing mode, the operand value used in the instruction is the value supplied in the operand field itself. The operand may be one byte or one word in length, depending on the instruction used. Immediate addressing mode is useful for loading constant values into registers.




Figure 3-14. Immediate Addressing

4 CONTROL REGISTERS

OVERVIEW

Control register descriptions are arranged in alphabetical order according to register mnemonic. More detailed information about control registers is presented in the context of the specific peripheral hardware descriptions in Part II of this manual.

The locations and read/write characteristics of all mapped registers in the S3C8235B/F8235B register file are listed in Table 4-1. The hardware reset value for each mapped register is described in Chapter 8, "RESET and Power-Down."

Table 4-1. Set 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
LCD control register	LCON	208	D0H	R/W
LCD mode register	LMOD	209	D1H	R/W
Location D2H is not mapped.				
Basic timer control register	BTCON	211	D3H	R/W
Clock Control register	CLKCON	212	D4H	R/W
System flags register	FLAGS	213	D5H	R/W
Register pointer 0	RP0	214	D6H	R/W
Register pointer 1	RP1	215	D7H	R/W
Stack pointer (high byte)	SPH	216	D8H	R/W
Stack pointer (low byte)	SPL	217	D9H	R/W
Instruction pointer (high byte)	IPH	218	DAH	R/W
Instruction pointer (low byte)	IPL	219	DBH	R/W
Interrupt request register	IRQ	220	DCH	R
Interrupt mask register	IMR	221	DDH	R/W
System mode register	SYM	222	DEH	R/W
Register page pointer	PP	223	DFH	R/W

Table 4-2. Set 1, Bank 0 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 Data Register	P0	224	E0H	R/W
Port 1 Data Register	P1	225	E1H	R/W
Port 2 Data Register	P2	226	E2H	R/W
Port 3 Data Register	P3	227	E3H	R/W
Port 4 Data Register	P4	228	E4H	R/W
Port 0 interrupt control register	POINT	229	E5H	R/W
Port 0 interrupt pending register	P0PND	230	E6H	R/W
Port 3 interrupt control register	P3INT	231	E7H	R/W
Port 3 interrupt pending register	P3PND	232	E8H	R/W
Timer A/Timer 1 interrupt pending register	TINTPND	233	E9H	R/W
Timer A control register	TACON	234	EAH	R/W
Timer A counter register	TACNT	235	EBH	R
Timer A data register	TADATA	236	ECH	R/W
Timer B control register	TBCON	237	EDH	R/W
Timer B data register(high byte)	TBDATAH	238	EEH	R/W
Timer B data register(low byte)	TBDATAL	239	EFH	R/W
Key strobe data register	KSDATA	240	F0H	R
Voltage level detector control register	VLDCON	241	F1H	R/W
Watch timer control register	WTCON	242	F2H	R/W
Oscillator control register	OSCCON	243	F3H	R/W
STOP Control register	STPCON	244	F4H	R/W
Pattern generation control register	PGCON	245	F5H	R/W
Pattern generation data register	PGDATA	246	F6H	R/W
A/D converter control register	ADCON	247	F7H	R/W
A/D converter data register(high byte)	ADDATAH	248	F8H	R
A/D converter data register(low byte)	ADDATAL	249	F9H	R
AD interrupt register	ADINT	250	FAH	R/W
Carrier on/off control register	REMCN	251	FBH	R/W
Location FCH is not mapped.				
Basic timer counter	BTCNT	253	FDH	R
Location FEH is not mapped.				
Interrupt priority register	IPR	255	FFH	R/W

Table 4-3. Set 1, Bank 1 Registers

Register Name	Mnemonic	Decimal	Hex	R/W
Port 0 control High register	P0CONH	224	E0H	R/W
Port 0 control Low register	P0CONL	225	E1H	R/W
Location E2H is not mapped.				
Port 1 pull-up control register	P1PUR	227	E3H	R/W
Port 1 control High register	P1CONH	228	E4H	R/W
Port 1 control Low register	P1CONL	229	E5H	R/W
Port 2 control High register	P2CONH	230	E6H	R/W
Port 2 control Low register	P2CONL	231	E7H	R/W
Port 3 control register	P3CON	232	E8H	R/W
Location E9H is not mapped.				
Port 4 control register	P4CON	234	EAH	R/W
Key strobe control register	KSCON	235	EBH	R/W
Locations ECH-F0H are not mapped.				
Timer 1 control register	T1CON	241	F1H	R/W
Timer 1 counter register(high byte)	T1CNTH	242	F2H	R
Timer 1 counter register(low byte)	T1CNTL	243	F3H	R
Timer 1 data register 1(high byte)	T1DATA1H	244	F4H	R/W
Timer 1 data register 1(low byte)	T1DATA1L	245	F5H	R/W
Timer 1 data register 2(high byte)	T1DATA2H	246	F6H	R/W
Timer 1 data register 2(low byte)	T1DATA2L	247	F7H	R/W
Timer 1 prescaler register	T1PS	248	F8H	R/W
Locations F9H-FFH are not mapped.				




Figure 4-1. Register Description Format

ADCON — A/D Converter Control Register**F7H Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	0	0	0	0	0	0	0
Read/Write	—	R/W						
Addressing Mode	Register addressing mode only							

.7	Not used for the S3C8235B/F8235B, Always logic zero
----	---

.6-4 A/D Input Pin Selection Bits

0	0	0	ADC0
0	0	1	ADC1
0	1	0	ADC2
0	1	1	ADC3
1	0	0	ADC4
1	0	1	ADC5
1	1	0	ADC6
1	1	1	ADC7

.3 ADC Interrupt Enable Bit

0	ADC interrupt disable
1	ADC interrupt enable

.2-1 Clock Source Selection Bits

0	0	fxx/16
0	1	fxx/8
1	0	fxx/4
1	1	fxx

.0 Start or Disable Bit

0	Disable operation
1	Start operation

ADINT — A/D Conversion Interrupt Register**FAH Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	—	—	—	—	0
Read/Write	—	—	—	—	—	—	—	R/W
Addressing Mode	Register addressing mode only							

.7-.1	Not used for the S3C8235B/F8235B.
-------	-----------------------------------

.0	Interrupt Pending Bits (or EOC)
----	--

0	Interrupt is not pending (When reading) Clear pending bit (When writing)
1	Interrupt is pending (When reading)

BTCON — Basic Timer Control Register**D3H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.4**Watchdog Timer Function Disable Code (for System Reset)**

1	0	1	0	Disable watchdog timer function
Others		Enable watchdog timer function		

.3-.2**Basic Timer Input Clock Selection Bits**

0	0	fxx/4096 (3)
0	1	fxx/1024
1	0	fxx/128
1	1	Not used

.1**Basic Timer Counter Clear Bit (1)**

0	No effect
1	Clear the basic timer counter value

.0**Clock Frequency Divider Clear Bit for all Timers (2)**

0	No effect
1	Clear both clock frequency dividers

NOTES:

- When you write a "1" to BTCON.1, the basic timer counter value is cleared to "00H". Immediately following the write operation, the BTCON.1 value is automatically cleared to "0".
- When you write a "1" to BTCON.0, the corresponding frequency divider is cleared to "00H". Immediately following the write operation, the BTCON.0 value is automatically cleared to "0".
- The fxx is selected clock for system (main OSC. or sub OSC.).

CLKCON — System Clock Control Register**D4H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	0	0	—	—	—
Read/Write	—	—	—	R/W	R/W	—	—	—
Addressing Mode	Register addressing mode only							

.7-.5	Not used for the S3C8235B/F8235B (always logic zero)
-------	--

.4-3	CPU Clock (System Clock) Selection Bits (note)
------	---

0	0	fxx/16
0	1	fxx/8
1	0	fxx/2
1	1	fxx/1 (non-divided)

.2-0	Not used for the S3C8235B/F8235B (always logic zero)
------	--

NOTE: After a reset, the slowest clock (divided by 16) is selected as the system clock. To select faster clock speeds, load the appropriate values to CLKCON.3 and CLKCON.4.

FLAGS — System Flags Register**D5H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	X	X	X	X	X	X	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R	R/W
Addressing Mode	Register addressing mode only							

.7 Carry Flag (C)

0	Operation does not generate a carry or underflow condition
1	Operation generates a carry-out or underflow into high-order bit 7

.6 Zero Flag (Z)

0	Operation result is a non-zero value
1	Operation result is zero

.5 Sign Flag (S)

0	Operation generates a positive number (MSB = "0")
1	Operation generates a negative number (MSB = "1")

.4 Overflow Flag (V)

0	Operation result is $\leq +127$ or ≥ -128
1	Operation result is $> +127$ or < -128

.3 Decimal Adjust Flag (D)

0	Add operation completed
1	Subtraction operation completed

.2 Half-Carry Flag (H)

0	No carry-out of bit 3 or no underflow into bit 3 by addition or subtraction
1	Addition generated carry-out of bit 3 or subtraction generated underflow into bit 3

.1 Fast Interrupt Status Flag (FIS)

0	Interrupt return (IRET) in progress (when read)
1	Fast interrupt service routine in progress (when read)

.0 Bank Address Selection Flag (BA)

0	Bank 0 is selected
1	Bank 1 is selected

IMR — Interrupt Mask Register

DDH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	X	X	X	X	X	X	X	X
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 **Interrupt Level 7 (IRQ7) Enable Bit; Key Strobe Interrupt**

0	Disable (mask)
1	Enable (un-mask)

.6 **Interrupt Level 6 (IRQ6) Enable Bit; AD Interrupt**

0	Disable (mask)
1	Enable (un-mask)

.5 **Interrupt Level 5 (IRQ5) Enable Bit; Watch Timer Overflow**

0	Disable (mask)
1	Enable (un-mask)

.4 **Interrupt Level 4 (IRQ4) Enable Bit; External Interrupts P0.4-P0.7**

0	Disable (mask)
1	Enable (un-mask)

.3 **Interrupt Level 3 (IRQ3) Enable Bit; External Interrupts P0.0-P0.3**

0	Disable (mask)
1	Enable (un-mask)

.2 **Interrupt Level 2 (IRQ2) Enable Bit; Timer 1 Match/Capture or Overflow**

0	Disable (mask)
1	Enable (un-mask)

.1 **Interrupt Level 1 (IRQ1) Enable Bit; Timer B Underflow**

0	Disable (mask)
1	Enable (un-mask)

.0 **Interrupt Level 0 (IRQ0) Enable Bit; Timer A Match/Capture or Overflow**

0	Disable (mask)
1	Enable (un-mask)

NOTE: When an interrupt level is masked, any interrupt requests that may be issued are not recognized by the CPU.

IPH — Instruction Pointer (High Byte)**DAH****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–0**Instruction Pointer Address (High Byte)**

The high-byte instruction pointer value is the upper eight bits of the 16-bit instruction pointer address (IP15–IP8). The lower byte of the IP address is located in the IPL register (DBH).

IPL — Instruction Pointer (Low Byte)**DBH****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–0**Instruction Pointer Address (Low Byte)**

The low-byte instruction pointer value is the lower eight bits of the 16-bit instruction pointer address (IP7–IP0). The upper byte of the IP address is located in the IPH register (DAH).

IPR — Interrupt Priority Register**FFH****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7, .4, and .1**Priority Control Bits for Interrupt Groups A, B, and C**

0	0	0	Group priority undefined
0	0	1	B > C > A
0	1	0	A > B > C
0	1	1	B > A > C
1	0	0	C > A > B
1	0	1	C > B > A
1	1	0	A > C > B
1	1	1	Group priority undefined

.6**Interrupt Subgroup C Priority Control Bit**

0	IRQ6 > IRQ7
1	IRQ7 > IRQ6

.5**Interrupt Group C Priority Control Bit**

0	IRQ5 > (IRQ6, IRQ7)
1	(IRQ6, IRQ7) > IRQ5

.3**Interrupt Subgroup B Priority Control Bit**

0	IRQ3 > IRQ4
1	IRQ4 > IRQ3

.2**Interrupt Group B Priority Control Bit**

0	IRQ2 > (IRQ3, IRQ4)
1	(IRQ3, IRQ4) > IRQ2

.0**Interrupt Group A Priority Control Bit**

0	IRQ0 > IRQ1
1	IRQ1 > IRQ0

IRQ — Interrupt Request Register**DCH****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R	R	R	R	R	R	R	R
Addressing Mode	Register addressing mode only							

.7 Level 7 (IRQ7) Request Pending Bit; Key Strobe Interrupt

0	Not pending
1	Pending

.6 Level 6 (IRQ6) Request Pending Bit; AD Interrupt

0	Not pending
1	Pending

.5 Level 5 (IRQ5) Request Pending Bit; Watch Timer Overflow

0	Not pending
1	Pending

.4 Level 4 (IRQ4) Request Pending Bit; P0.4-P0.7 External Interrupts

0	Not pending
1	Pending

.3 Level 3 (IRQ3) Request Pending Bit; P0.0-P0.3 External Interrupts

0	Not pending
1	Pending

.2 Level 2 (IRQ2) Request Pending Bit; Timer 1 Match/Capture or Overflow

0	Not pending
1	Pending

.1 Level 1 (IRQ1) Request Pending Bit; Timer B Underflow

0	Not pending
1	Pending

.0 Level 0 (IRQ0) Request Pending Bit; Timer A Match/Capture or Overflow

0	Not pending
1	Pending

KSCON — Key Strobe Control Register**EBH****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	—	—	0	0	0	0	0
Read/Write	R/W	—	—	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 Key Strobe Enable/Disable Selection Bit

0	Key Strobe output disable
1	Key Strobe output enable

.6-.5 Not used for the S3C8235B/F8235B**.4 Strobe Duration Selection Bit**

0	45 µsec (1.5 clock)
1	61 µsec (2.0 clock)

.3-.2 Strobe Interval Selection Bits

0	0	1 msec (32 clock)
0	1	2 msec (64 clock)
1	0	3 msec (96 clock)
1	1	4 msec (128 clock)

.1-.0 Key Strobe Output Port Selection Bits

0	0	P4.0-P4.3
0	1	P2.4-P2.7 and P4.0-P4.3
1	x	P2.0-P2.7 and P4.0-P4.3

NOTE: 'x' means don't care.

LCON — LCD Control Register**D0H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	-	0	0	0	0
Read/Write	R/W	R/W	R/W	-	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-5**Booster Reference Voltage Selection Bits**

0	0	0	0.90 V
0	0	1	0.95 V
0	1	0	1.00 V
0	1	1	1.05 V
1	0	0	1.10 V
1	0	1	1.15 V
1	1	0	1.20 V
1	1	1	1.25 V

.4

Not used for the S3C8235B/F8235B

.3-2**LCD Dot On/Off Control Bits**

0	0	Off signal
0	1	On signal
1	x	Normal display

.1-0**LCD Bias Voltage Selection Bits**

0	0	Internal CAP bias; display off (Low signal output through COM/SEG)
0	1	Internal CAP bias; display on (Valid signal output through COM/SEG)
1	0	External resistor bias; booster off; display on (Valid signal output though COM/SEG)
1	1	Not used

NOTE: The V_{LCD} should be less than or equal to VDD when CAP bias mode is used to 1/8 duty.

LMOD — LCD Mode Control Register**D1H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 LCD SEG20-SEG23 or I/O Port 4 Selection Bit

0	I/O port is selected
1	LCD SEG is selected

.6 LCD SEG16-SEG19 or I/O Port 2.4-2.7 Selection Bit

0	I/O port is selected
1	LCD SEG is selected

.5 LCD SEG12-SEG15 or I/O Port 2.0-2.3 Selection Bit

0	I/O port is selected
1	LCD SEG is selected

.4 LCD COM4-COM7 or I/O Port 1.7-1.4 Selection Bit

0	I/O port is selected
1	LCD COM is selected

.3-2 LCD Clock Selection Bits

0	0	$fw/2^7$
0	1	$fw/2^6$
1	0	$fw/2^5$
1	1	$fw/2^4$

.1-0 Duty and Bias Selection Bits

0	0	1/8 duty, 1/4 bias
0	1	1/4 duty, 1/3 bias
1	x	Static

OSCCON — Oscillator Control Register**F3H****Set 1,Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
----------------	----	----	----	----	----	----	----	----

Reset Value	—	—	—	—	0	0	—	0
-------------	---	---	---	---	---	---	---	---

Read/Write	—	—	—	—	R/W	R/W	—	R/W
------------	---	---	---	---	-----	-----	---	-----

Addressing Mode	Register addressing mode only
-----------------	-------------------------------

.7-.4	Not used for the S3C8235B/F8235B
-------	----------------------------------

.3 Main System Oscillator Control Bit

0	Main System Oscillator RUN
1	Main System Oscillator STOP

.2 Sub System Oscillator Control Bit

0	Sub system oscillator RUN
1	Sub system oscillator STOP

.1	Not used for the S3C8235B/F8235B
----	----------------------------------

.0 System Clock Selection Bit

0	Main oscillator select
1	Subsystem oscillator select

P0CONH — Port 0 Control Register (High Byte)
E0H Set 1, Bank 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6

P0.7/T1CAP/INT7

0	0	Input mode (T1CAP input - rising start); interrupt on both edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Push-pull output
1	1	Input mode (T1CAP input - falling start)

.5-.4

P0.6/T1CK/INT6

0	0	Input mode (T1CK input); interrupt on both edge
0	1	Input mode, pull-up (T1CK input); interrupt on falling edge
1	0	Push-pull output
1	1	Push-pull output

.3-.2

P0.5/T1OUT/INT5

0	0	Input mode ; interrupt on both edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Push-pull output
1	1	Alternative function (T1OUT)

.1-.0

P0.4/TBPWM/INT4

0	0	Input mode; interrupt on both edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Push-pull output
1	1	Alternative function (TBPWM)

P0CONL — Port 0 Control Register (Low Byte)**E1H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–6**P0.3/INT3**

0	0	Input mode; interrupt on rising edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Input mode; interrupt on both edge
1	1	Push-pull output

.5–4**P0.2/INT2**

0	0	Input mode; interrupt on rising edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Input mode; interrupt on both edge
1	1	Push-pull output

.3–2**P0.1/INT1**

0	0	Input mode; interrupt on rising edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Input mode; interrupt on both edge
1	1	Push-pull output

.1–0**P0.0/INT0**

0	0	Input mode; interrupt on rising edge
0	1	Input mode, pull-up; interrupt on falling edge
1	0	Input mode; interrupt on both edge
1	1	Push-pull output

POINT — Port 0 Interrupt Control Register**E5H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7**P0.7 External Interrupt (INT7) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.6**P0.6 External Interrupt (INT6) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.5**P0.5 External Interrupt (INT5) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.4**P0.4 External Interrupt (INT4) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.3**P0.3 External Interrupt (INT3) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.2**P0.2 External Interrupt (INT2) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.1**P0.1 External Interrupt (INT1) Enable Bit**

0	Disable interrupt
1	Enable interrupt

.0**P0.0 External Interrupt (INT0) Enable Bit**

0	Disable interrupt
1	Enable interrupt

P0PND — Port 0 Interrupt Pending Register**E6H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7**P0.7/PND7 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.6**P0.6/PND6 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.5**P0.5/PND5 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.4**P0.4/PND4 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.3**P0.3/PND3 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.2**P0.2/PND2 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.1**P0.1/PND1 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

.0**P0.0/PND0 Interrupt Pending Bit**

0	Interrupt request is not pending, pending bit clear when write 0
1	Interrupt request is pending

P1CONH — Port 1 Control Register (High Byte)**E4H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P1.7/PG3/AD7/COM4**

0	0	Input mode
0	1	AD7 converter input; Normal input off
1	0	Push-pull output (COM4 output enable)
1	1	Alternative function; PG3 output

.5-.4**P1.6/PG2/AD6/COM5**

0	0	Input mode
0	1	AD6 converter input; Normal input off
1	0	Push-pull output (COM5 output enable)
1	1	Alternative function; PG2 output

.3-.2**P1.5/PG1/AD5/COM6**

0	0	Input mode
0	1	AD5 converter input; Normal input off
1	0	Push-pull output (COM6 output enable)
1	1	Alternative function; PG1 output

.1-0**P1.4/PG0/AD4/COM7**

0	0	Input mode
0	1	AD4 converter input; Normal input off
1	0	Push-pull output (COM7 output enable)
1	1	Alternative function; PG0 output

NOTE: When users use Port 1, users must be care of the pull-up resistance status.

P1CONL — Port 1 Control Register (Low Byte)**E5H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P1.3/AD3**

0	0	Input mode
0	1	AD3 input; Normal input off
1	0	Push-pull output
1	1	Open-drain output

.5-.4**P1.2/AD2**

0	0	Input mode
0	1	AD2 input; Normal input off
1	0	Push-pull output
1	1	Open-drain output

.3-.2**P1.1/AD1**

0	0	Input mode
0	1	AD1 input; Normal input off
1	0	Push-pull output
1	1	Open-drain output

.1-0**P1.0/AD0**

0	0	Input mode
0	1	AD0 input; Normal input off
1	0	Push-pull output
1	1	Open-drain output

NOTE: When users use Port 1, users must be care of the pull-up resistance status.

P1PUR — Port 1 Pull-up Control Register**E3H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7 P1.7 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.6 P1.6 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.5 P1.5 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.4 P1.4 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.3 P1.3 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.2 P1.2 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.1 P1.1 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

.0 P1.0 Pull-up Resistor Enable Bit

0	Pull-up disable
1	Pull-up enable

NOTES:

1. You can enable Port 1 pull-up resistor, when Port 1, is configured only as input mode or open-drain output mode.
2. The pull-up resistor of Port 1 is disable when LMOD.4 = "1".

P2CONH — Port 2 Control Register (High Byte)**E6H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–.6**P2.7/SEG19/KSTR8**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG19/Key strobe, KSTR8 output enable)
1	1	Open-drain output (SEG19/Key strobe, KSTR8 output enable)

.5–.4**P2.6/SEG18/KSTR7**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG18/Key strobe, KSTR7 output enable)
1	1	Open-drain output (SEG18/Key strobe, KSTR7 output enable)

.3–.2**P2.5/SEG17/KSTR6**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG17/Key strobe, KSTR6 output enable)
1	1	Open-drain output (SEG17/Key strobe, KSTR6 output enable)

.1–.0**P2.4/SEG16/KSTR5**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG16/Key strobe, KSTR5 output enable)
1	1	Open-drain output (SEG16/Key strobe, KSTR5 output enable)

P2CONL — Port 2 Control Register (Low Byte)**E7H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P2.3/SEG15/KSTR4**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG15/Key strobe, KSTR4 output enable)
1	1	Open-drain output (SEG15/Key strobe, KSTR4 output enable)

.5-.4**P2.2/SEG14/KSTR3**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG14/Key strobe, KSTR3 output enable)
1	1	Open-drain output (SEG14/Key strobe, KSTR3 output enable)

.3-.2**P2.1/SEG13/KSTR2**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG13/Key strobe, KSTR2 output enable)
1	1	Open-drain output (SEG13/Key strobe, KSTR2 output enable)

.1-.0**P2.0/SEG12/KSTR1**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG12/Key strobe, KSTR1 output enable)
1	1	Open-drain output (SEG12/Key strobe, KSTR1 output enable)

P3CON — Port 3 Control Register**E8H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P3.3/BUZ/KIN3**

0	0	Inputmode; External Interrupt
0	1	Watch timer; Buzzer output
1	0	Push-pull output
1	1	Alternative mode; KIN3 input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pull-up during strobe out)

.5-.4**P3.2/TACAP/KIN2**

0	x	Inputmode; External Interrupt (TACAP input)
1	0	Push-pull output
1	1	Alternative mode; KIN2 input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pull-up during strobe out)

.3-.2**P3.1/TACK/KIN1**

0	x	Inputmode; External Interrupt (TACK input)
1	0	Push-pull output
1	1	Alternative mode; KIN1 input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pull-up during strobe out)

.1-.0**P3.0/TAPWM/TAOUT/KIN0**

0	0	Inputmode; External Interrupt
0	1	TAPWM or TAOUT output
1	0	Push-pull output
1	1	Alternative mode; KIN0 input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pull-up during strobe out)

P3INT — Port 3 Interrupt Control Register**E7H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P3.3/KIN3 Interrupt Enable/Disable Selection Bits**

0	x	Interrupt Disable
1	0	Interrupt Enable; falling edge
1	1	Interrupt Enable; rising edge

.5-.4**P3.2/KIN2 Interrupt Enable/Disable Selection Bits**

0	x	Interrupt Disable
1	0	Interrupt Enable; falling edge
1	1	Interrupt Enable; rising edge

.3-2**P3.1/KIN1 Interrupt Enable/Disable Selection Bits**

0	x	Interrupt Disable
1	0	Interrupt Enable; falling edge
1	1	Interrupt Enable; rising edge

.1-0**P3.0/KIN0 Interrupt Enable/Disable Selection Bits**

0	x	Interrupt Disable
1	0	Interrupt Enable; falling edge
1	1	Interrupt Enable; rising edge

NOTE: When you want to use any pin in P3 as alternative mode to get a key-input(KIN0-3), then you have to choose only falling edge interrupt.

P3PND — Port 3 Interrupt Pending Register**E8H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	—	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.4	Not used for the S3C8235B/F8235B
-------	----------------------------------

.3	P3.3/KIN3 Interrupt Pending Bit
	0 Interrupt request is not pending, pending bit clear when write 0
	1 Interrupt request is pending

.2	P3.2/KIN2 Interrupt Pending Bit
	0 Interrupt request is not pending, pending bit clear when write 0
	1 Interrupt request is pending

.1	P3.1/KIN1 Interrupt Pending Bit
	0 Interrupt request is not pending, pending bit clear when write 0
	1 Interrupt request is pending

.0	P3.0/KIN0 Interrupt Pending Bit
	0 Interrupt request is not pending, pending bit clear when write 0
	1 Interrupt request is pending

NOTE: When you want to use any pin in P3 as alternative mode to get a key-input(KIN0-3), then you have to choose only falling edge interrupt.

P4CON — Port 4 Control Register**EAH****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6**P4.3/SEG23/PG7/KSTR12**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG23/Key strobe, KSTR12 output enable)
1	1	Alternative function; PG7 output

.5-.4**P4.2/SEG22/PG6/KSTR11**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG22/Key strobe, KSTR11 output enable)
1	1	Alternative function; PG6 output

.3-.2**P4.1/SEG21/PG5/KSTR10**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG21/Key strobe, KSTR10 output enable)
1	1	Alternative function; PG5 output

.1-.0**P4.0/SEG20/PG4/KSTR9**

0	0	Input mode
0	1	Input mode, pull-up
1	0	Push-pull output (SEG20/Key strobe, KSTR9 output enable)
1	1	Alternative function; PG4 output

PGCON — Pattern Generation Control Register**F5H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	—	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							
.7-.4	Not used for the S3C8235B/F8235B							
.3	S/W Trigger Start Bit							
	0	No effect						
	1	S/W trigger start (Auto clear)						
.2	PG Operation Disable/Enable Selection Bit							
	0	PG operation disable						
	1	PG operation enable						
.1-.0	PG Operation Mode Selection Bits							
	0	0	Timer A match signal triggering					
	0	1	Timer B underflow signal triggering					
	1	0	Timer 1 match signal triggering					
	1	1	S/W triggering					

PP — Register Page Pointer**DFH****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.4**Destination Register Page Selection Bits**

0	0	0	0	Destination: page 0
0	0	0	1	Destination: page 1
0	0	1	0	Destination: page 2

.3-0**Source Register Page Selection Bits**

0	0	0	0	Source: page 0
0	0	0	1	Source: page 1
0	0	1	0	Source: page 2

NOTE: In the S3C8235B/F8235B microcontroller, the internal register file is configured as three pages (Pages 0-2). The pages 0-1 are used for general purpose register file, and page 2 is used for LCD data register or general purpose registers.

RP0 — Register Pointer 0**D6H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	0	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	—	—	—
Addressing Mode	Register addressing only							

.7-3**Register Pointer 0 Address Value**

Register pointer 0 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP0 points to address C0H in register set 1, selecting the 8-byte working register slice C0H–C7H.

.2-0

Not used for the S3C8235B/F8235B

RP1 — Register Pointer 1**D7H****Set 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	1	1	0	0	1	—	—	—
Read/Write	R/W	R/W	R/W	R/W	R/W	—	—	—
Addressing Mode	Register addressing only							

.7-3**Register Pointer 1 Address Value**

Register pointer 1 can independently point to one of the 256-byte working register areas in the register file. Using the register pointers RP0 and RP1, you can select two 8-byte register slices at one time as active working register space. After a reset, RP1 points to address C8H in register set 1, selecting the 8-byte working register slice C8H–CFH.

.2-0

Not used for the S3C8235B/F8235B

SPH — Stack Pointer (High Byte)

D8H

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–0

Stack Pointer Address (High Byte)

The high-byte stack pointer value is the upper eight bits of the 16-bit stack pointer address (SP15–SP8). The lower byte of the stack pointer value is located in register SPL (D9H). The SP value is undefined following a reset.

SPL — Stack Pointer (Low Byte)

D9H

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	x	x	x	x	x	x	x	x
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–0

Stack Pointer Address (Low Byte)

The low-byte stack pointer value is the lower eight bits of the 16-bit stack pointer address (SP7–SP0). The upper byte of the stack pointer value is located in register SPH (D8H). The SP value is undefined following a reset.

STPCON — Stop Control Register**F4H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7–.0**STOP Control Bits**

1 0 1 0 0 1 0 1	Enable stop instruction
Other values	Disable stop instruction

NOTE: Before executing the STOP instruction, You must set this STPCON register as "10100101b". Otherwise the STOP instruction will not be executed.

SYM — System Mode Register

DEH

Set 1

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0				
Reset Value	0	—	—	X	X	X	0	0				
Read/Write	R/W	—	—	—	—	—	—	R/W				
Addressing Mode	Register addressing mode only											
.7	Not used, always logic zero											
.6-.1	Not used for the S3C8235B/F8235B											
.0	Global Interrupt Enable Bit (note) <table border="1"> <tr> <td>0</td><td>Disable global interrupt processing</td></tr> <tr> <td>1</td><td>Enable global interrupt processing</td></tr> </table>								0	Disable global interrupt processing	1	Enable global interrupt processing
0	Disable global interrupt processing											
1	Enable global interrupt processing											

NOTE: Following a reset, you must enable global interrupt processing by executing an EI instruction (not by writing a "1" to SYM.0).

T1CON – Timer 1 Control Register**F1H****Set 1, Bank 1**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.5**Timer 1 Input Clock Selection Bits**

0	0	0	fxx/1
0	0	1	fxx/8
0	1	0	fxx/64
0	1	1	T1CK
1	0	x	TBUF
1	1	x	Counter Stop

.4-.3**Timer 1 Operating Mode Selection Bits**

0	0	Interval mode
0	1	Capture mode (Capture on falling edge, OVF can occur)
1	0	Capture mode (Capture on rising edge, OVF can occur)
1	1	Capture mode (Capture on both edge, OVF can occur)

.2**Timer 1 Counter Enable Bit**

0	No effect
1	Clear the timer 1 counter (Auto-clear bit)

.1**Timer 1 Match/Capture Interrupt Enable Bit**

0	Disable interrupt
1	Enable interrupt

.0**Timer 1 Overflow Interrupt Enable Bit**

0	Disable overflow interrupt
1	Enable overflow interrupt

TACON — Timer A Control Register

EAH

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	-
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	-
Addressing Mode	Register addressing mode only							

.7-.6

Timer A Input Clock Selection Bits

0	0	fxx/1024
0	1	fxx/256
1	0	fxx/64
1	1	External clock (TACK)

.5-.4

Timer A Operating Mode Selection Bits

0	0	Interval mode (TAOUT mode)
0	1	Capture mode (capture on rising edge, counter running, OVF can occur)
1	0	Capture mode (capture on falling edge, counter running, OVF can occur)
1	1	PWM mode (OVF interrupt can occur)

.3

Timer A Counter Clear Bit

0	No effect
1	Clear the timer A counter (After clearing, return to zero)

.2

Timer A Overflow Interrupt Enable Bit

0	Disable overflow interrupt
1	Enable overflow interrupt

.1

Timer A Match/Capture Interrupt Enable Bit

0	Disable interrupt
1	Enable interrupt

.0

Not used for the S3C8235B/F8235B

TBCON — Timer B Control Register

EDH

Set 1, Bank 0

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.6

Timer B Input Clock Selection Bits

0	0	fxx/1
0	1	fxx/2
1	0	fxx/4
1	1	fxx/8

.5-.4

Timer B Interrupt Time Selection Bits

0	0	Elapsed time for low data value
0	1	Elapsed time for high data value
1	0	Elapsed time for low and high data values
1	1	Invalid setting

.3

Timer B Interrupt Enable Bit

0	Disable Interrupt
1	Enable Interrupt

.2

Timer B Start/Stop Bit

0	Stop timer B
1	Start timer B

.1

Timer B Mode Selection Bit

0	One-shot mode
1	Repeating mode

.0

Timer B Output flip-flop Control Bit

0	T-FF is low
1	T-FF is high

NOTE: fxx is selected clock for system.

TINTPND — Timer A,1 Interrupt Pending Register**E9H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	—	0	0	0	0
Read/Write	—	—	—	—	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.4	Not used for the S3C8235B/F8235B
-------	----------------------------------

.3	Timer 1 Overflow Interrupt Pending Bit
----	---

0	No interrupt pending
0	<i>Clear pending bit when write</i>
1	Interrupt pending

.2	Timer 1 Match/Capture Interrupt Pending Bit
----	--

0	No interrupt pending
0	<i>Clear pending bit when write</i>
1	Interrupt pending

.1	Timer A Overflow Interrupt Pending Bit
----	---

0	No interrupt pending
0	<i>Clear pending bit when write</i>
1	Interrupt pending

.0	Timer A Match/Capture Interrupt Pending Bit
----	--

0	No interrupt pending
0	<i>Clear pending bit when write</i>
1	Interrupt pending

VLDCON — Voltage Level Detector Control Register**F1H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	—	—	—	—	0	0	0	0
Read/Write	—	—	—	—	R	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7-.4	Not used for the S3C8235B/F8235B
-------	----------------------------------

.3 VLD Level Set Bit

0	V _{DD} is higher than reference voltage
1	V _{DD} is lower than reference voltage

.2 VLD Operation Enable Bit

0	Operation off
1	Operation on

.1-0 Reference Voltage Selection Bits

0	0	V _{VLD} = 2.35 V
0	1	Not used
1	0	V _{VLD} = 3.3 V
1	1	V _{VLD} = 4.5 V

WTCON — Watch Timer Control Register**F2H****Set 1, Bank 0**

Bit Identifier	.7	.6	.5	.4	.3	.2	.1	.0
Reset Value	0	0	0	0	0	0	0	0
Read/Write	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
Addressing Mode	Register addressing mode only							

.7	Watch Timer Clock Selection Bit												
	<table border="1"> <tr> <td>0</td><td>Main system clock divided by 2^7 (fxx/128)</td></tr> <tr> <td>1</td><td>Sub system clock (fxt)</td></tr> </table>	0	Main system clock divided by 2^7 (fxx/128)	1	Sub system clock (fxt)								
0	Main system clock divided by 2^7 (fxx/128)												
1	Sub system clock (fxt)												
.6	Watch Timer Interrupt Enable Bit												
	<table border="1"> <tr> <td>0</td><td>Disable watch timer interrupt</td></tr> <tr> <td>1</td><td>Enable watch timer interrupt</td></tr> </table>	0	Disable watch timer interrupt	1	Enable watch timer interrupt								
0	Disable watch timer interrupt												
1	Enable watch timer interrupt												
.5-.4	Buzzer Signal Selection Bits												
	<table border="1"> <tr> <td>0</td><td>0</td><td>0.5 kHz buzzer (BUZ) signal output</td></tr> <tr> <td>0</td><td>1</td><td>1 kHz buzzer (BUZ) signal output</td></tr> <tr> <td>1</td><td>0</td><td>2 kHz buzzer (BUZ) signal output</td></tr> <tr> <td>1</td><td>1</td><td>4 kHz buzzer (BUZ) signal output</td></tr> </table>	0	0	0.5 kHz buzzer (BUZ) signal output	0	1	1 kHz buzzer (BUZ) signal output	1	0	2 kHz buzzer (BUZ) signal output	1	1	4 kHz buzzer (BUZ) signal output
0	0	0.5 kHz buzzer (BUZ) signal output											
0	1	1 kHz buzzer (BUZ) signal output											
1	0	2 kHz buzzer (BUZ) signal output											
1	1	4 kHz buzzer (BUZ) signal output											
.3-.2	Watch Timer Speed Selection Bits												
	<table border="1"> <tr> <td>0</td><td>0</td><td>1.0 s Interval</td></tr> <tr> <td>0</td><td>1</td><td>0.5 s Interval</td></tr> <tr> <td>1</td><td>0</td><td>0.25 s Interval</td></tr> <tr> <td>1</td><td>1</td><td>3.91 ms Interval</td></tr> </table>	0	0	1.0 s Interval	0	1	0.5 s Interval	1	0	0.25 s Interval	1	1	3.91 ms Interval
0	0	1.0 s Interval											
0	1	0.5 s Interval											
1	0	0.25 s Interval											
1	1	3.91 ms Interval											
.1	Watch Timer Enable Bit												
	<table border="1"> <tr> <td>0</td><td>Disable watch timer; Clear frequency dividing circuits</td></tr> <tr> <td>1</td><td>Enable watch timer</td></tr> </table>	0	Disable watch timer; Clear frequency dividing circuits	1	Enable watch timer								
0	Disable watch timer; Clear frequency dividing circuits												
1	Enable watch timer												
.0	Watch Timer Interrupt Pending Bit												
	<table border="1"> <tr> <td>0</td><td>Interrupt is not pending, Clear pending bit when write</td></tr> <tr> <td>1</td><td>Interrupt is pending</td></tr> </table>	0	Interrupt is not pending, Clear pending bit when write	1	Interrupt is pending								
0	Interrupt is not pending, Clear pending bit when write												
1	Interrupt is pending												

5 INTERRUPT STRUCTURE

OVERVIEW

The S3C8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8 CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3C8235B/F8235B interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128 (The actual number of vectors used for S3C8-series devices is always much smaller). If an interrupt level has more than one vector address, the vector priorities are set in hardware. S3C8235B/F8235B uses sixteen vectors.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3C8235B/F8235B interrupt structure, there are sixteen possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.

INTERRUPT TYPES

The three components of the S3C8 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

- Type 1: One level (IRQn) + one vector (V_1) + one source (S_1)
- Type 2: One level (IRQn) + one vector (V_1) + multiple sources ($S_1 - S_n$)
- Type 3: One level (IRQn) + multiple vectors ($V_1 - V_n$) + multiple sources ($S_1 - S_n, S_{n+1} - S_{n+m}$)

In the S3C8235B/F8235B microcontroller, two interrupt types are implemented.




Figure 5-1. S3C8-Series Interrupt Types

S3C8235B/F8235B INTERRUPT STRUCTURE

The S3C8235B/F8235B microcontroller supports sixteen interrupt sources. All sixteen of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels	Vectors	Sources	Reset(Clear)
RESET	100H	Basic timer overflow	H/W
IRQ0	DEH	Timer A match/capture	H/W, S/W
	E0H	Timer A overflow	H/W, S/W
IRQ1	E2H	Timer B underflow	H/W
IRQ2	E4H	Timer 1 match/capture	H/W, S/W
	E6H	Timer 1 overflow	H/W, S/W
IRQ3	E8H	P0.0 external interrupt	S/W
	EAH	P0.1 external interrupt	S/W
	ECH	P0.2 external interrupt	S/W
	EEH	P0.3 external interrupt	S/W
IRQ4	F0H	P0.4 external interrupt	S/W
	F2H	P0.5 external interrupt	S/W
	F4H	P0.6 external interrupt	S/W
	F6H	P0.7 external interrupt	S/W
IRQ5	F8H	Watch timer overflow	S/W
IRQ6	FAH	AD interrupt	H/W, S/W
IRQ7	FEH	Key strobe interrupt	S/W

NOTES:

1. Within a given interrupt level, the lower vector address has high priority. For example, DEH has higher priority than E0H within the level IRQ0 the priorities within each level are set at the factory.
2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting.

Figure 5-2. S3C8235B/F8235B Interrupt Structure

INTERRUPT VECTOR ADDRESSES

All interrupt vector addresses for the S3C8235B/F8235B interrupt structure are stored in the vector address area of the first 256 bytes of the program memory (ROM).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.




Figure 5-3. ROM Vector Address Area

Table 5-1. Interrupt Vectors

Vector Address		Interrupt Source	Request		Reset/Clear	
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
256	100h	Basic timer overflow	RESET	–	✓	
254	FEH	Key strobe interrupt	IRQ7	–		✓
250	FAH	AD Interrupt	IRQ6	–	✓	✓
248	F8H	Watch timer	IRQ5	–		✓
246	F6H	P0.7 external interrupt	IRQ4	3		✓
244	F4H	P0.6 external interrupt		2		✓
242	F2H	P0.5 external interrupt		1		✓
240	F0H	P0.4 external interrupt		0		✓
238	EEH	P0.3 external interrupt	IRQ3	3		✓
236	ECH	P0.2 external interrupt		2		✓
234	EAH	P0.1 external interrupt		1		✓
232	E8H	P0.0 external interrupt		0		✓
230	E6H	Timer 1 overflow	IRQ2	1	✓	✓
228	E4H	Timer 1 match/capture		0	✓	✓
226	E2H	Timer B underflow	IRQ1	–	✓	
220	E0H	Timer A overflow	IRQ0	1	✓	✓
218	DEH	Timer A match/capture		0	✓	✓

NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.
2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.

ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur according to the established priorities.

NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Table 5-2. Interrupt Control Register Overview

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of S3C8235B/F8235B are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	This register enables/disables fast interrupt processing, dynamic global interrupt processing, and external interface control (An external memory interface is implemented in the S3C8235B/F8235B microcontroller).

NOTE: Before IMR register is changed to any value, all interrupts must be disable. Using DI instruction is recommended.

INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. The system-level control points in the interrupt structure are:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

NOTE

When writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5-4. Interrupt Function Diagram

PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-3).

Table 5-3. Interrupt Source Control and Data Registers

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1
Timer A overflow	IRQ0	TINTPND	E9H, bank 0
Timer A match/capture		TACON	EAH, bank 0
		TACNT	EBH, bank 0
		TADATA	ECH, bank 0
Timer B underflow	IRQ1	TBCON	EDH, bank 0
		TBDATAH, TBDATAL	EEH, EFH, bank 0
Timer 1 overflow	IRQ2	TINTPND	E9H, bank 0
Timer 1 match/capture		T1CON	F1H, bank 1
		T1CNTH	F2H, bank 1
		T1CNTL	F3H, bank 1
		T1DATA1H	F4H, bank 1
		T1DATA1L	F5H, bank 1
		T1DATA2H	F6H, bank 1
		T1DATA2L	F7H, bank 1
		T1PS	F8H, bank 1
P0.3 external interrupt	IRQ3	P0CONL	E1H, bank 1
P0.2 external interrupt		P0INT	E5H, bank 0
P0.1 external interrupt		P0PND	E6H, bank 0
P0.0 external interrupt			
P0.7 external interrupt	IRQ4	P0CONH	E0H, bank 1
P0.6 external interrupt		P0INT	E5H, bank 0
P0.5 external interrupt		P0PND	E6H, bank 0
P0.4 external interrupt			
Watch timer overflow	IRQ5	WTCON	F2H, bank 0
AD Interrupt	IRQ6	ADCON	F7H, bank 0
		ADDATAH	F8H, bank 0
		ADDATAL	F9H, bank 0
		ADINT	FAH, bank 0
		P1CONH	E4H, bank 1
		P1CONL	E5H, bank 1
Key strobe interrupt	IRQ7	KSCON	EBH, bank 1
		KSDATA	F0H, bank 0

SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing (see Figure 5-5).

A reset clears SYM.0 to "0".

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.




Figure 5-5. System Mode Register (SYM)

INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.




Figure 5-6. Interrupt Mask Register (IMR)

INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has the priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

- Group A IRQ0, IRQ1
- Group B IRQ2, IRQ3, IRQ4
- Group C IRQ5, IRQ6, IRQ7




Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group C includes a subgroup that has an additional priority relationship among the interrupt levels 5, 6, and 7. IPR.6 defines the subgroup C relationship. IPR.5 controls the interrupt group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.




Figure 5-8. Interrupt Priority Register (IPR)

INTERRUPT REQUEST REGISTER (IRQ)

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level. A "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.




Figure 5-9. Interrupt Request Register (IRQ)

INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits: one type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other must be cleared in the interrupt service routine by software.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3C8235B/F8235B interrupt structure, the timer B underflow interrupt (IRQ1) belongs to this category of interrupts in which pending condition is cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the S3C8235B/F8235B interrupt structure, pending conditions for IRQ3, IRQ4, IRQ5 and IRQ7 must be cleared in the interrupt service routine.

INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request bit to "1".
2. The CPU polling procedure identifies a pending condition for that source.
3. The CPU checks the source's interrupt level.
4. The CPU generates an interrupt acknowledge signal.
5. Interrupt logic determines the interrupt's vector address.
6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one levels are currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
2. Save the program counter (PC) and status flags to the system stack.
3. Branch to the interrupt vector to fetch the address of the service routine.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.

GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

1. Push the program counter's low-byte value to the stack.
2. Push the program counter's high-byte value to the stack.
3. Push the FLAG register values to the stack.
4. Fetch the service routine's high-byte address from the vector location.
5. Fetch the service routine's low-byte address from the vector location.
6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

NESTING OF VECTORED INTERRUPTS

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.

5 INTERRUPT STRUCTURE

OVERVIEW

The S3C8-series interrupt structure has three basic components: levels, vectors, and sources. The SAM8 CPU recognizes up to eight interrupt levels and supports up to 128 interrupt vectors. When a specific interrupt level has more than one vector address, the vector priorities are established in hardware. A vector address can be assigned to one or more sources.

Levels

Interrupt levels are the main unit for interrupt priority assignment and recognition. All peripherals and I/O blocks can issue interrupt requests. In other words, peripheral and I/O operations are interrupt-driven. There are eight possible interrupt levels: IRQ0–IRQ7, also called level 0–level 7. Each interrupt level directly corresponds to an interrupt request number (IRQn). The total number of interrupt levels used in the interrupt structure varies from device to device. The S3C8235B/F8235B interrupt structure recognizes eight interrupt levels.

The interrupt level numbers 0 through 7 do not necessarily indicate the relative priority of the levels. They are just identifiers for the interrupt levels that are recognized by the CPU. The relative priority of different interrupt levels is determined by settings in the interrupt priority register, IPR. Interrupt group and subgroup logic controlled by IPR settings lets you define more complex priority relationships between different levels.

Vectors

Each interrupt level can have one or more interrupt vectors, or it may have no vector address assigned at all. The maximum number of vectors that can be supported for a given level is 128 (The actual number of vectors used for S3C8-series devices is always much smaller). If an interrupt level has more than one vector address, the vector priorities are set in hardware. S3C8235B/F8235B uses sixteen vectors.

Sources

A source is any peripheral that generates an interrupt. A source can be an external pin or a counter overflow. Each vector can have several interrupt sources. In the S3C8235B/F8235B interrupt structure, there are sixteen possible interrupt sources.

When a service routine starts, the respective pending bit should be either cleared automatically by hardware or cleared "manually" by program software. The characteristics of the source's pending mechanism determine which method would be used to clear its respective pending bit.

INTERRUPT TYPES

The three components of the S3C8 interrupt structure described before — levels, vectors, and sources — are combined to determine the interrupt structure of an individual device and to make full use of its available interrupt logic. There are three possible combinations of interrupt structure components, called interrupt types 1, 2, and 3. The types differ in the number of vectors and interrupt sources assigned to each level (see Figure 5-1):

- Type 1: One level (IRQn) + one vector (V₁) + one source (S₁)
- Type 2: One level (IRQn) + one vector (V₁) + multiple sources (S₁ – S_n)
- Type 3: One level (IRQn) + multiple vectors (V₁ – V_n) + multiple sources (S₁ – S_n, S_{n+1} – S_{n+m})

In the S3C8235B/F8235B microcontroller, two interrupt types are implemented.




Figure 5-1. S3C8-Series Interrupt Types

S3C8235B/F8235B INTERRUPT STRUCTURE

The S3C8235B/F8235B microcontroller supports sixteen interrupt sources. All sixteen of the interrupt sources have a corresponding interrupt vector address. Eight interrupt levels are recognized by the CPU in this device-specific interrupt structure, as shown in Figure 5-2.

When multiple interrupt levels are active, the interrupt priority register (IPR) determines the order in which contending interrupts are to be serviced. If multiple interrupts occur within the same interrupt level, the interrupt with the lowest vector address is usually processed first (The relative priorities of multiple interrupts within a single level are fixed in hardware).

When the CPU grants an interrupt request, interrupt processing starts. All other interrupts are disabled and the program counter value and status flags are pushed to stack. The starting address of the service routine is fetched from the appropriate vector address (plus the next 8-bit value to concatenate the full 16-bit address) and the service routine is executed.

Levels	Vectors	Sources	Reset(Clear)
RESET	100H	Basic timer overflow	H/W
IRQ0	DEH	Timer A match/capture	H/W, S/W
	E0H	Timer A overflow	H/W, S/W
IRQ1	E2H	Timer B underflow	H/W
IRQ2	E4H	Timer 1 match/capture	H/W, S/W
	E6H	Timer 1 overflow	H/W, S/W
IRQ3	E8H	P0.0 external interrupt	S/W
	EAH	P0.1 external interrupt	S/W
	ECH	P0.2 external interrupt	S/W
	EEH	P0.3 external interrupt	S/W
IRQ4	F0H	P0.4 external interrupt	S/W
	F2H	P0.5 external interrupt	S/W
	F4H	P0.6 external interrupt	S/W
	F6H	P0.7 external interrupt	S/W
IRQ5	F8H	Watch timer overflow	S/W
IRQ6	FAH	AD interrupt	H/W, S/W
IRQ7	FEH	Key strobe interrupt	S/W

NOTES:

1. Within a given interrupt level, the lower vector address has high priority. For example, DEH has higher priority than E0H within the level IRQ0 the priorities within each level are set at the factory.
2. External interrupts are triggered by a rising or falling edge, depending on the corresponding control register setting.

Figure 5-2. S3C8235B/F8235B Interrupt Structure

INTERRUPT VECTOR ADDRESSES

All interrupt vector addresses for the S3C8235B/F8235B interrupt structure are stored in the vector address area of the first 256 bytes of the program memory (ROM).

You can allocate unused locations in the vector address area as normal program memory. If you do so, please be careful not to overwrite any of the stored vector addresses (Table 5-1 lists all vector addresses).

The program reset address in the ROM is 0100H.




Figure 5-3. ROM Vector Address Area

Table 5-1. Interrupt Vectors

Vector Address		Interrupt Source	Request		Reset/Clear	
Decimal Value	Hex Value		Interrupt Level	Priority in Level	H/W	S/W
256	100h	Basic timer overflow	RESET	–	✓	
254	FEH	Key strobe interrupt	IRQ7	–		✓
250	FAH	AD Interrupt	IRQ6	–	✓	✓
248	F8H	Watch timer	IRQ5	–		✓
246	F6H	P0.7 external interrupt	IRQ4	3		✓
244	F4H	P0.6 external interrupt		2		✓
242	F2H	P0.5 external interrupt		1		✓
240	F0H	P0.4 external interrupt		0		✓
238	EEH	P0.3 external interrupt	IRQ3	3		✓
236	ECH	P0.2 external interrupt		2		✓
234	EAH	P0.1 external interrupt		1		✓
232	E8H	P0.0 external interrupt		0		✓
230	E6H	Timer 1 overflow	IRQ2	1	✓	✓
228	E4H	Timer 1 match/capture		0	✓	✓
226	E2H	Timer B underflow	IRQ1	–	✓	
220	E0H	Timer A overflow	IRQ0	1	✓	✓
218	DEH	Timer A match/capture		0	✓	✓

NOTES:

1. Interrupt priorities are identified in inverse order: "0" is the highest priority, "1" is the next highest, and so on.
2. If two or more interrupts within the same level contend, the interrupt with the lowest vector address usually has priority over one with a higher vector address. The priorities within a given level are fixed in hardware.

ENABLE/DISABLE INTERRUPT INSTRUCTIONS (EI, DI)

Executing the Enable Interrupts (EI) instruction globally enables the interrupt structure. All interrupts are then serviced as they occur according to the established priorities.

NOTE

The system initialization routine executed after a reset must always contain an EI instruction to globally enable the interrupt structure.

During the normal operation, you can execute the DI (Disable Interrupt) instruction at any time to globally disable interrupt processing. The EI and DI instructions change the value of bit 0 in the SYM register.

SYSTEM-LEVEL INTERRUPT CONTROL REGISTERS

In addition to the control registers for specific interrupt sources, four system-level registers control interrupt processing:

- The interrupt mask register, IMR, enables (un-masks) or disables (masks) interrupt levels.
- The interrupt priority register, IPR, controls the relative priorities of interrupt levels.
- The interrupt request register, IRQ, contains interrupt pending flags for each interrupt level (as opposed to each interrupt source).
- The system mode register, SYM, enables or disables global interrupt processing (SYM settings also enable fast interrupts and control the activity of external interface, if implemented).

Table 5-2. Interrupt Control Register Overview

Control Register	ID	R/W	Function Description
Interrupt mask register	IMR	R/W	Bit settings in the IMR register enable or disable interrupt processing for each of the eight interrupt levels: IRQ0–IRQ7.
Interrupt priority register	IPR	R/W	Controls the relative processing priorities of the interrupt levels. The seven levels of S3C8235B/F8235B are organized into three groups: A, B, and C. Group A is IRQ0 and IRQ1, group B is IRQ2, IRQ3 and IRQ4, and group C is IRQ5, IRQ6, and IRQ7.
Interrupt request register	IRQ	R	This register contains a request pending bit for each interrupt level.
System mode register	SYM	R/W	This register enables/disables fast interrupt processing, dynamic global interrupt processing, and external interface control (An external memory interface is implemented in the S3C8235B/F8235B microcontroller).

NOTE: Before IMR register is changed to any value, all interrupts must be disable. Using DI instruction is recommended.

INTERRUPT PROCESSING CONTROL POINTS

Interrupt processing can therefore be controlled in two ways: globally or by specific interrupt level and source. The system-level control points in the interrupt structure are:

- Global interrupt enable and disable (by EI and DI instructions or by direct manipulation of SYM.0)
- Interrupt level enable/disable settings (IMR register)
- Interrupt level priority settings (IPR register)
- Interrupt source enable/disable settings in the corresponding peripheral control registers

NOTE

When writing an application program that handles interrupt processing, be sure to include the necessary register file address (register pointer) information.




Figure 5-4. Interrupt Function Diagram

PERIPHERAL INTERRUPT CONTROL REGISTERS

For each interrupt source there is one or more corresponding peripheral control registers that let you control the interrupt generated by the related peripheral (see Table 5-3).

Table 5-3. Interrupt Source Control and Data Registers

Interrupt Source	Interrupt Level	Register(s)	Location(s) in Set 1
Timer A overflow Timer A match/capture	IRQ0	TINTPND TACON TACNT TADATA	E9H, bank 0 EAH, bank 0 EBH, bank 0 ECH, bank 0
Timer B underflow	IRQ1	TBCON TBDATAH, TBDATAL	EDH, bank 0 EEH, EFH, bank 0
Timer 1 overflow Timer 1 match/capture	IRQ2	TINTPND T1CON T1CNTH T1CNTL T1DATA1H T1DATA1L T1DATA2H T1DATA2L T1PS	E9H, bank 0 F1H, bank 1 F2H, bank 1 F3H, bank 1 F4H, bank 1 F5H, bank 1 F6H, bank 1 F7H, bank 1 F8H, bank 1
P0.3 external interrupt P0.2 external interrupt P0.1 external interrupt P0.0 external interrupt	IRQ3	P0CONL P0INT P0PND	E1H, bank 1 E5H, bank 0 E6H, bank 0
P0.7 external interrupt P0.6 external interrupt P0.5 external interrupt P0.4 external interrupt	IRQ4	P0CONH P0INT P0PND	E0H, bank 1 E5H, bank 0 E6H, bank 0
Watch timer overflow	IRQ5	WTCON	F2H, bank 0
AD Interrupt	IRQ6	ADCON ADDATAH ADDATAL ADINT P1CONH P1CONL	F7H, bank 0 F8H, bank 0 F9H, bank 0 FAH, bank 0 E4H, bank 1 E5H, bank 1
Key strobe interrupt	IRQ7	KSCON KSDATA	EBH, bank 1 F0H, bank 0

NOTE: If a interrupt is un-mask(Enable interrupt level) in the IMR register, the pending bit and enable bit of the interrupt should be written after a DI instruction is executed.

SYSTEM MODE REGISTER (SYM)

The system mode register, SYM (set 1, DEH), is used to globally enable and disable interrupt processing (see Figure 5-5).

A reset clears SYM.0 to "0".

The instructions EI and DI enable and disable global interrupt processing, respectively, by modifying the bit 0 value of the SYM register. In order to enable interrupt processing an Enable Interrupt (EI) instruction must be included in the initialization routine, which follows a reset operation. Although you can manipulate SYM.0 directly to enable and disable interrupts during the normal operation, it is recommended to use the EI and DI instructions for this purpose.





Figure 5-5. System Mode Register (SYM)

INTERRUPT MASK REGISTER (IMR)

The interrupt mask register, IMR (set 1, DDH) is used to enable or disable interrupt processing for individual interrupt levels. After a reset, all IMR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

Each IMR bit corresponds to a specific interrupt level: bit 1 to IRQ1, bit 2 to IRQ2, and so on. When the IMR bit of an interrupt level is cleared to "0", interrupt processing for that level is disabled (masked). When you set a level's IMR bit to "1", interrupt processing for the level is enabled (not masked).

The IMR register is mapped to register location DDH in set 1. Bit values can be read and written by instructions using the Register addressing mode.



NOTE: Before IMR register is changed to any value, all interrupt must be disable. Using DI instruction is recommended.

Figure 5-6. Interrupt Mask Register (IMR)

INTERRUPT PRIORITY REGISTER (IPR)

The interrupt priority register, IPR (set 1, bank 0, FFH), is used to set the relative priorities of the interrupt levels in the microcontroller's interrupt structure. After a reset, all IPR bit values are undetermined and must therefore be written to their required settings by the initialization routine.

When more than one interrupt sources are active, the source with the highest priority level is serviced first. If two sources belong to the same interrupt level, the source with the lower vector address usually has the priority (This priority is fixed in hardware).

To support programming of the relative interrupt level priorities, they are organized into groups and subgroups by the interrupt logic. Please note that these groups (and subgroups) are used only by IPR logic for the IPR register priority definitions (see Figure 5-7):

- Group A IRQ0, IRQ1
- Group B IRQ2, IRQ3, IRQ4
- Group C IRQ5, IRQ6, IRQ7




Figure 5-7. Interrupt Request Priority Groups

As you can see in Figure 5-8, IPR.7, IPR.4, and IPR.1 control the relative priority of interrupt groups A, B, and C. For example, the setting "001B" for these bits would select the group relationship B > C > A. The setting "101B" would select the relationship C > B > A.

The functions of the other IPR bit settings are as follows:

- IPR.5 controls the relative priorities of group C interrupts.
- Interrupt group C includes a subgroup that has an additional priority relationship among the interrupt levels 5, 6, and 7. IPR.6 defines the subgroup C relationship. IPR.5 controls the interrupt group C.
- IPR.0 controls the relative priority setting of IRQ0 and IRQ1 interrupts.




Figure 5-8. Interrupt Priority Register (IPR)

INTERRUPT REQUEST REGISTER (IRQ)

You can poll bit values in the interrupt request register, IRQ (set 1, DCH), to monitor interrupt request status for all levels in the microcontroller's interrupt structure. Each bit corresponds to the interrupt level of the same number: bit 0 to IRQ0, bit 1 to IRQ1, and so on. A "0" indicates that no interrupt request is currently being issued for that level. A "1" indicates that an interrupt request has been generated for that level.

IRQ bit values are read-only addressable using Register addressing mode. You can read (test) the contents of the IRQ register at any time using bit or byte addressing to determine the current interrupt request status of specific interrupt levels. After a reset, all IRQ status bits are cleared to "0".

You can poll IRQ register values even if a DI instruction has been executed (that is, if global interrupt processing is disabled). If an interrupt occurs while the interrupt structure is disabled, the CPU will not service it. You can, however, still detect the interrupt request by polling the IRQ register. In this way, you can determine which events occurred while the interrupt structure was globally disabled.




Figure 5-9. Interrupt Request Register (IRQ)

INTERRUPT PENDING FUNCTION TYPES

Overview

There are two types of interrupt pending bits: one type is automatically cleared by hardware after the interrupt service routine is acknowledged and executed; the other must be cleared in the interrupt service routine by software.

Pending Bits Cleared Automatically by Hardware

For interrupt pending bits that are cleared automatically by hardware, interrupt logic sets the corresponding pending bit to "1" when a request occurs. It then issues an IRQ pulse to inform the CPU that an interrupt is waiting to be serviced. The CPU acknowledges the interrupt source by sending an IACK, executes the service routine, and clears the pending bit to "0". This type of pending bit is not mapped and cannot, therefore, be read or written by application software.

In the S3C8235B/F8235B interrupt structure, the timer B underflow interrupt (IRQ1) belongs to this category of interrupts in which pending condition is cleared automatically by hardware.

Pending Bits Cleared by the Service Routine

The second type of pending bit is the one that should be cleared by program software. The service routine must clear the appropriate pending bit before a return-from-interrupt subroutine (IRET) occurs. To do this, a "0" must be written to the corresponding pending bit location in the source's mode or control register.

In the S3C8235B/F8235B interrupt structure, pending conditions for IRQ3, IRQ4, IRQ5 and IRQ7 must be cleared in the interrupt service routine.

INTERRUPT SOURCE POLLING SEQUENCE

The interrupt request polling and servicing sequence is as follows:

1. A source generates an interrupt request by setting the interrupt request bit to "1".
2. The CPU polling procedure identifies a pending condition for that source.
3. The CPU checks the source's interrupt level.
4. The CPU generates an interrupt acknowledge signal.
5. Interrupt logic determines the interrupt's vector address.
6. The service routine starts and the source's pending bit is cleared to "0" (by hardware or by software).
7. The CPU continues polling for interrupt requests.

INTERRUPT SERVICE ROUTINES

Before an interrupt request is serviced, the following conditions must be met:

- Interrupt processing must be globally enabled (EI, SYM.0 = "1")
- The interrupt level must be enabled (IMR register)
- The interrupt level must have the highest priority if more than one levels are currently requesting service
- The interrupt must be enabled at the interrupt's source (peripheral control register)

When all the above conditions are met, the interrupt request is acknowledged at the end of the instruction cycle. The CPU then initiates an interrupt machine cycle that completes the following processing sequence:

1. Reset (clear to "0") the interrupt enable bit in the SYM register (SYM.0) to disable all subsequent interrupts.
2. Save the program counter (PC) and status flags to the system stack.
3. Branch to the interrupt vector to fetch the address of the service routine.
4. Pass control to the interrupt service routine.

When the interrupt service routine is completed, the CPU issues an Interrupt Return (IRET). The IRET restores the PC and status flags, setting SYM.0 to "1". It allows the CPU to process the next interrupt request.

GENERATING INTERRUPT VECTOR ADDRESSES

The interrupt vector area in the ROM (00H–FFH) contains the addresses of interrupt service routines that correspond to each level in the interrupt structure. Vectored interrupt processing follows this sequence:

1. Push the program counter's low-byte value to the stack.
2. Push the program counter's high-byte value to the stack.
3. Push the FLAG register values to the stack.
4. Fetch the service routine's high-byte address from the vector location.
5. Fetch the service routine's low-byte address from the vector location.
6. Branch to the service routine specified by the concatenated 16-bit vector address.

NOTE

A 16-bit vector address always begins at an even-numbered ROM address within the range of 00H–FFH.

NESTING OF VECTORED INTERRUPTS

It is possible to nest a higher-priority interrupt request while a lower-priority request is being serviced. To do this, you must follow these steps:

1. Push the current 8-bit interrupt mask register (IMR) value to the stack (PUSH IMR).
2. Load the IMR register with a new mask value that enables only the higher priority interrupt.
3. Execute an EI instruction to enable interrupt processing (a higher priority interrupt will be processed if it occurs).
4. When the lower-priority interrupt service routine ends, restore the IMR to its original value by returning the previous mask value from the stack (POP IMR).
5. Execute an IRET.

Depending on the application, you may be able to simplify the procedure above to some extent.

6 INSTRUCTION SET

OVERVIEW

The instruction set is specifically designed to support large register files that are typical of most S3C8-series microcontrollers. There are 78 instructions. The powerful data manipulation capabilities and features of the instruction set include:

- A full complement of 8-bit arithmetic and logic operations, including multiply and divide
- No special I/O instructions (I/O control/data registers are mapped directly into the register file)
- Decimal adjustment included in binary-coded decimal (BCD) operations
- 16-bit (word) data can be incremented and decremented
- Flexible instructions for bit addressing, rotate, and shift operations

DATA TYPES

The CPU performs operations on bits, bytes, BCD digits, and two-byte words. Bits in the register file can be set, cleared, complemented, and tested. Bits within a byte are numbered from 7 to 0, where bit 0 is the least significant (right-most) bit.

REGISTER ADDRESSING

To access an individual register, an 8-bit address in the range 0–255 or the 4-bit address of a working register is specified. Paired registers can be used to construct 16-bit data, 16-bit program memory or data memory addresses. For detailed information about register addressing, please refer to Chapter 2, "Address Spaces."

ADDRESSING MODES

There are seven explicit addressing modes: Register (R), Indirect Register (IR), Indexed (X), Direct (DA), Relative (RA), Immediate (IM), and Indirect (IA). For detailed descriptions of these addressing modes, please refer to Chapter 3, "Addressing Modes."

Table 6-1. Instruction Group Summary

Mnemonic	Operands	Instruction
Load Instructions		
CLR	dst	Clear
LD	dst,src	Load
LDB	dst,src	Load bit
LDE	dst,src	Load external data memory
LDC	dst,src	Load program memory
LDED	dst,src	Load external data memory and decrement
LCDCD	dst,src	Load program memory and decrement
LDEI	dst,src	Load external data memory and increment
LDCI	dst,src	Load program memory and increment
LDEPD	dst,src	Load external data memory with pre-decrement
LDCPD	dst,src	Load program memory with pre-decrement
LDEPI	dst,src	Load external data memory with pre-increment
LDCPI	dst,src	Load program memory with pre-increment
LDW	dst,src	Load word
POP	dst	Pop from stack
POPUD	dst,src	Pop user stack (decrementing)
POPU1	dst,src	Pop user stack (incrementing)
PUSH	src	Push to stack
PUSHUD	dst,src	Push user stack (decrementing)
PUSHUI	dst,src	Push user stack (incrementing)

Table 6-1. Instruction Group Summary (Continued)

Mnemonic	Operands	Instruction
Arithmetic Instructions		
ADC	dst,src	Add with carry
ADD	dst,src	Add
CP	dst,src	Compare
DA	dst	Decimal adjust
DEC	dst	Decrement
DECW	dst	Decrement word
DIV	dst,src	Divide
INC	dst	Increment
INCW	dst	Increment word
MULT	dst,src	Multiply
SBC	dst,src	Subtract with carry
SUB	dst,src	Subtract
Logic Instructions		
AND	dst,src	Logical AND
COM	dst	Complement
OR	dst,src	Logical OR
XOR	dst,src	Logical exclusive OR

Table 6-1. Instruction Group Summary (Continued)

Mnemonic	Operands	Instruction
Program Control Instructions		
BTJRF	dst,src	Bit test and jump relative on false
BTJRT	dst,src	Bit test and jump relative on true
CALL	dst	Call procedure
CPIJE	dst,src	Compare, increment and jump on equal
CPIJNE	dst,src	Compare, increment and jump on non-equal
DJNZ	r,dst	Decrement register and jump on non-zero
ENTER		Enter
EXIT		Exit
IRET		Interrupt return
JP	cc,dst	Jump on condition code
JP	dst	Jump unconditional
JR	cc,dst	Jump relative on condition code
NEXT		Next
RET		Return
WFI		Wait for interrupt
Bit Manipulation Instructions		
BAND	dst,src	Bit AND
BCP	dst,src	Bit compare
BITC	dst	Bit complement
BITR	dst	Bit reset
BITS	dst	Bit set
BOR	dst,src	Bit OR
BXOR	dst,src	Bit XOR
TCM	dst,src	Test complement under mask
TM	dst,src	Test under mask

Table 6-1. Instruction Group Summary (Concluded)

Mnemonic	Operands	Instruction
Rotate and Shift Instructions		
RL	dst	Rotate left
RLC	dst	Rotate left through carry
RR	dst	Rotate right
RRC	dst	Rotate right through carry
SRA	dst	Shift right arithmetic
SWAP	dst	Swap nibbles
CPU Control Instructions		
CCF		Complement carry flag
DI		Disable interrupts
EI		Enable interrupts
IDLE		Enter Idle mode
NOP		No operation
RCF		Reset carry flag
SB0		Set bank 0
SB1		Set bank 1
SCF		Set carry flag
SRP	src	Set register pointers
SRP0	src	Set register pointer 0
SRP1	src	Set register pointer 1
STOP		Enter Stop mode

FLAGS REGISTER (FLAGS)

The flags register FLAGS contains eight bits which describe the current status of CPU operations. Four of these bits, FLAGS.7–FLAGS.4, can be tested and used with conditional jump instructions. Two other flag bits, FLAGS.3 and FLAGS.2, are used for BCD arithmetic.

The FLAGS register also contains a bit to indicate the status of fast interrupt processing (FLAGS.1) and a bank address status bit (FLAGS.0) to indicate whether register bank 0 or bank 1 is currently being addressed.

FLAGS register can be set or reset by instructions as long as its outcome does not affect the flags, such as, Load instruction. Logical and Arithmetic instructions such as, AND, OR, XOR, ADD, and SUB can affect the Flags register. For example, the AND instruction updates the Zero, Sign and Overflow flags based on the outcome of the AND instruction. If the AND instruction uses the Flags register as the destination, then two write will simultaneously occur to the Flags register producing an unpredictable result.




Figure 6-1. System Flags Register (FLAGS)

FLAG DESCRIPTIONS

C Carry Flag (FLAGS.7)

The C flag is set to "1" if the result from an arithmetic operation generates a carry-out from or a borrow to the bit 7 position (MSB). After rotate and shift operations have been performed, it contains the last value shifted out of the specified register. Program instructions can set, clear, or complement the carry flag.

Z Zero Flag (FLAGS.6)

For arithmetic and logic operations, the Z flag is set to "1" if the result of the operation is zero. In operations that test register bits, and in shift and rotate operations, the Z flag is set to "1" if the result is logic zero.

S Sign Flag (FLAGS.5)

Following arithmetic, logic, rotate, or shift operations, the sign bit identifies the state of the MSB of the result. A logic zero indicates a positive number and a logic one indicates a negative number.

V Overflow Flag (FLAGS.4)

The V flag is set to "1" when the result of a two's-complement operation is greater than + 127 or less than - 128. It is cleared to "0" after a logic operation has been performed.

D Decimal Adjust Flag (FLAGS.3)

The DA bit is used to specify what type of instruction was executed last during BCD operations so that a subsequent decimal adjust operation can execute correctly. The DA bit is not usually accessed by programmers, and it cannot be addressed as a test condition.

H Half-Carry Flag (FLAGS.2)

The H bit is set to "1" whenever an addition generates a carry-out of bit 3, or when a subtraction borrows out of bit 4. It is used by the Decimal Adjust (DA) instruction to convert the binary result of a previous addition or subtraction into the correct decimal (BCD) result. The H flag is normally not accessed directly by a program.

FIS Fast Interrupt Status Flag (FLAGS.1)

The FIS bit is set during a fast interrupt cycle and reset during the IRET following interrupt servicing. When set, it inhibits all interrupts and causes the fast interrupt return to be executed when the IRET instruction is executed.

BA Bank Address Flag (FLAGS.0)

The BA flag indicates which register bank in the set 1 area of the internal register file is currently selected, bank 0 or bank 1. The BA flag is cleared to "0" (select bank 0) when the SB0 instruction is executed and is set to "1" (select bank 1) when the SB1 instruction is executed.

INSTRUCTION SET NOTATION**Table 6-2. Flag Notation Conventions**

Flag	Description
C	Carry flag
Z	Zero flag
S	Sign flag
V	Overflow flag
D	Decimal-adjust flag
H	Half-carry flag
0	Cleared to logic zero
1	Set to logic one
*	Set or cleared according to operation
-	Value is unaffected
x	Value is undefined

Table 6-3. Instruction Set Symbols

Symbol	Description
dst	Destination operand
src	Source operand
@	Indirect register address prefix
PC	Program counter
IP	Instruction pointer
FLAGS	Flags register (D5H)
RP	Register pointer
#	Immediate operand or register address prefix
H	Hexadecimal number suffix
D	Decimal number suffix
B	Binary number suffix
opc	Opcode

Table 6-4. Instruction Notation Conventions

Notation	Description	Actual Operand Range
cc	Condition code	See list of condition codes in Table 6-6.
r	Working register only	Rn (n = 0–15)
rb	Bit (b) of working register	Rn.b (n = 0–15, b = 0–7)
r0	Bit 0 (LSB) of working register	Rn (n = 0–15)
rr	Working register pair	RRp (p = 0, 2, 4, ..., 14)
R	Register or working register	reg or Rn (reg = 0–255, n = 0–15)
Rb	Bit "b" of register or working register	reg.b (reg = 0–255, b = 0–7)
RR	Register pair or working register pair	reg or RRp (reg = 0–254, even number only, where p = 0, 2, ..., 14)
IA	Indirect addressing mode	addr (addr = 0–254, even number only)
Ir	Indirect working register only	@Rn (n = 0–15)
IR	Indirect register or indirect working register	@Rn or @reg (reg = 0–255, n = 0–15)
Irr	Indirect working register pair only	@RRp (p = 0, 2, ..., 14)
IRR	Indirect register pair or indirect working register pair	@RRp or @reg (reg = 0–254, even only, where p = 0, 2, ..., 14)
X	Indexed addressing mode	#reg[Rn] (reg = 0–255, n = 0–15)
XS	Indexed (short offset) addressing mode	#addr[RRp] (addr = range –128 to +127, where p = 0, 2, ..., 14)
XL	Indexed (long offset) addressing mode	#addr [RRp] (addr = range 0–65535, where p = 2, ..., 14)
DA	Direct addressing mode	addr (addr = range 0–65535)
RA	Relative addressing mode	addr (addr = a number from +127 to –128 that is an offset relative to the address of the next instruction)
IM	Immediate addressing mode	#data (data = 0–255)
IML	Immediate (long) addressing mode	#data (data = 0–65535)

Table 6-5. OPCODE Quick Reference

OPCODE MAP									
LOWER NIBBLE (HEX)									
	-	0	1	2	3	4	5	6	7
U	0	DEC R1	DEC IR1	ADD r1,r2	ADD r1,lr2	ADD R2,R1	ADD IR2,R1	ADD R1,IM	BOR r0-Rb
	1	RLC R1	RLC IR1	ADC r1,r2	ADC r1,lr2	ADC R2,R1	ADC IR2,R1	ADC R1,IM	BCP r1.b, R2
P	2	INC R1	INC IR1	SUB r1,r2	SUB r1,lr2	SUB R2,R1	SUB IR2,R1	SUB R1,IM	BXOR r0-Rb
	3	JP IRR1	SRP/0/1 IM	SBC r1,r2	SBC r1,lr2	SBC R2,R1	SBC IR2,R1	SBC R1,IM	BTJR r2.b, RA
E	4	DA R1	DA IR1	OR r1,r2	OR r1,lr2	OR R2,R1	OR IR2,R1	OR R1,IM	LDB r0-Rb
	5	POP R1	POP IR1	AND r1,r2	AND r1,lr2	AND R2,R1	AND IR2,R1	AND R1,IM	BITC r1.b
R	6	COM R1	COM IR1	TCM r1,r2	TCM r1,lr2	TCM R2,R1	TCM IR2,R1	TCM R1,IM	BAND r0-Rb
	7	PUSH R2	PUSH IR2	TM r1,r2	TM r1,lr2	TM R2,R1	TM IR2,R1	TM R1,IM	BIT r1.b
N	8	DECW RR1	DECW IR1	PUSHUD IR1,R2	PUSHUI IR1,R2	MULT R2,RR1	MULT IR2,RR1	MULT IM,RR1	LD r1, x, r2
	9	RL R1	RL IR1	POPUD IR2,R1	POPUI IR2,R1	DIV R2,RR1	DIV IR2,RR1	DIV IM,RR1	LD r2, x, r1
I	A	INCW RR1	INCW IR1	CP r1,r2	CP r1,lr2	CP R2,R1	CP IR2,R1	CP R1,IM	LDC r1, Irr2, xL
	B	CLR R1	CLR IR1	XOR r1,r2	XOR r1,lr2	XOR R2,R1	XOR IR2,R1	XOR R1,IM	LDC r2, Irr2, xL
B	C	RRC R1	RRC IR1	CPIJE Ir,r2,RA	LDC r1,Irr2	LDW RR2,RR1	LDW IR2,RR1	LDW RR1,IML	LD r1, Ir2
	D	SRA R1	SRA IR1	CPIJNE Irr,r2,RA	LDC r2,Irr1	CALL IA1		LD IR1,IM	LD Ir1, r2
L	E	RR R1	RR IR1	LDCD r1,Irr2	LDCI r1,Irr2	LD R2,R1	LD R2,IR1	LD R1,IM	LDC r1, Irr2, xs
	F	SWAP R1	SWAP IR1	LDCPD r2,Irr1	LDCPI r2,Irr1	CALL IRR1	LD IR2,R1	CALL DA1	LDC r2, Irr1, xs

Table 6-5. OPCODE Quick Reference (Continued)

OPCODE MAP									
LOWER NIBBLE (HEX)									
	-	8	9	A	B	C	D	E	F
U	0	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NEXT
P	1	↓	↓	↓	↓	↓	↓	↓	ENTER
P	2								EXIT
E	3								WFI
R	4								SB0
	5								SB1
N	6								IDLE
I	7	↓	↓	↓	↓	↓	↓	↓	STOP
B	8								DI
B	9								EI
L	A								RET
E	B								IRET
	C								RCF
H	D	↓	↓	↓	↓	↓	↓	↓	SCF
E	E								CCF
X	F	LD r1,R2	LD r2,R1	DJNZ r1,RA	JR cc,RA	LD r1,IM	JP cc,DA	INC r1	NOP

CONDITION CODES

The opcode of a conditional jump always contains a 4-bit field called the condition code (cc). This specifies under which conditions it is to execute the jump. For example, a conditional jump with the condition code for "equal" after a compare operation only jumps if the two operands are equal. Condition codes are listed in Table 6-6.

The carry (C), zero (Z), sign (S), and overflow (V) flags are used to control the operation of conditional jump instructions.

Table 6-6. Condition Codes

Binary	Mnemonic	Description	Flags Set
0000	F	Always false	—
1000	T	Always true	—
0111 (1)	C	Carry	C = 1
1111 (1)	NC	No carry	C = 0
0110 (1)	Z	Zero	Z = 1
1110 (1)	NZ	Not zero	Z = 0
1101	PL	Plus	S = 0
0101	MI	Minus	S = 1
0100	OV	Overflow	V = 1
1100	NOV	No overflow	V = 0
0110 (1)	EQ	Equal	Z = 1
1110 (1)	NE	Not equal	Z = 0
1001	GE	Greater than or equal	(S XOR V) = 0
0001	LT	Less than	(S XOR V) = 1
1010	GT	Greater than	(Z OR (S XOR V)) = 0
0010	LE	Less than or equal	(Z OR (S XOR V)) = 1
1111 (1)	UGE	Unsigned greater than or equal	C = 0
0111 (1)	ULT	Unsigned less than	C = 1
1011	UGT	Unsigned greater than	(C = 0 AND Z = 0) = 1
0011	ULE	Unsigned less than or equal	(C OR Z) = 1

NOTES:

- It indicate condition codes which are related to two different mnemonics but which test the same flag. For example, Z and EQ are both true if the zero flag (Z) is set, but after an ADD instruction, Z would probably be used. Following a CP instruction, you would probably want to use the instruction EQ.
- For operations using unsigned numbers, the special condition codes UGE, ULT, UGT, and ULE must be used.

INSTRUCTION DESCRIPTIONS

This Chapter contains detailed information and programming examples for each instruction in the S3C8-series instruction set. Information is arranged in a consistent format for improved readability and for quick reference. The following information is included in each instruction description:

- Instruction name (mnemonic)
- Full instruction name
- Source/destination format of the instruction operand
- Shorthand notation of the instruction's operation
- Textual description of the instruction's effect
- Flag settings that may be affected by the instruction
- Detailed description of the instruction's format, execution time, and addressing mode(s)
- Programming example(s) explaining how to use the instruction

ADC — Add with Carry

ADC dst,src

Operation: $dst \leftarrow dst + src + c$

The source operand, along with the carry flag setting, is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed. In multiple-precision arithmetic, this instruction lets the carry value from the addition of low-order operands be carried into the addition of high-order operands.

Flags: **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurs, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

D: Always cleared to "0".

H: Set if there is a carry from the most significant bit of the low-order four bits of the result; cleared otherwise.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
	opc	dst src	2	4	12	r	r	
				6	13	r	lr	
	opc	src	3	6	14	R	R	
		dst			15	R	IR	
	opc	dst	3	6	16	R	IM	

Examples: Given: R1 = 10H, R2 = 03H, C flag = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

ADC	R1,R2	→	R1 = 14H, R2 = 03H
ADC	R1,@R2	→	R1 = 1BH, R2 = 03H
ADC	01H,02H	→	Register 01H = 24H, register 02H = 03H
ADC	01H,@02H	→	Register 01H = 2BH, register 02H = 03H
ADC	01H,#11H	→	Register 01H = 32H

In the first example, the destination register R1 contains the value 10H, the carry flag is set to "1" and the source working register R2 contains the value 03H. The statement "ADC R1,R2" adds 03H and the carry flag value ("1") to the destination value 10H, leaving 14H in the register R1.

ADD – Add

ADD dst,src

Operation: $dst \leftarrow dst + src$

The source operand is added to the destination operand and the sum is stored in the destination. The contents of the source are unaffected. Two's-complement addition is performed.

Flags: **C:** Set if there is a carry from the most significant bit of the result; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if both operands are of the same sign and the result is of the opposite sign; cleared otherwise.

D: Always cleared to "0".

H: Set if a carry from the low-order nibble occurred.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc dst src	2	4	02	r r
		6	03	r lr
opc src dst	3	6	04	R R
			05	R IR
opc dst src	3	6	06	R IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

ADD	R1,R2	→	R1 = 15H, R2 = 03H
ADD	R1,@R2	→	R1 = 1CH, R2 = 03H
ADD	01H,02H	→	Register 01H = 24H, register 02H = 03H
ADD	01H,@02H	→	Register 01H = 2BH, register 02H = 03H
ADD	01H,#25H	→	Register 01H = 46H

In the first example, the destination working register R1 contains 12H and the source working register R2 contains 03H. The statement "ADD R1,R2" adds 03H to 12H, leaving the value 15H in the register R1.

AND — Logical AND

AND dst,src

Operation: $dst \leftarrow dst \text{ AND } src$

The source operand is logically ANDed with the destination operand. The result is stored in the destination. The AND operation causes a "1" bit to be stored whenever the corresponding bits in the two operands are both logic ones; otherwise a "0" bit value is stored. The contents of the source are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.

H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>	<u>src</u>
	opc	dst src	2	4	52	r	r
				6	53	r	lr
	opc	src	3	6	54	R	R
		dst			55	R	IR
	opc	dst	3	6	56	R	IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

AND	R1,R2	→	R1 = 02H, R2 = 03H
AND	R1,@R2	→	R1 = 02H, R2 = 03H
AND	01H,02H	→	Register 01H = 01H, register 02H = 03H
AND	01H,@02H	→	Register 01H = 00H, register 02H = 03H
AND	01H,#25H	→	Register 01H = 21H

In the first example, the destination working register R1 contains the value 12H and the source working register R2 contains 03H. The statement "AND R1,R2" logically ANDs the source operand 03H with the destination operand value 12H, leaving the value 02H in the register R1.

BAND — Bit AND

BAND dst,src.b

BAND dst.b,src

Operation: $dst(0) \leftarrow dst(0) \text{ AND } src(b)$

or

$dst(b) \leftarrow dst(b) \text{ AND } src(0)$

The specified bit of the source (or the destination) is logically ANDed with the zero bit (LSB) of the destination (or the source). The resultant bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: **C:** Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Cleared to "0".

V: Undefined.

D: Unaffected.

H: Unaffected.

Format:

	Bytes		Opcode (Hex)		Addr Mode	
				<u>dst</u>	<u>src</u>	
opc	dst b 0	src	3	6	67	r0 Rb
opc	src b 1	dst	3	6	67	Rb r0

NOTE: In the second byte of the 3-byte instruction formats, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R1 = 07H and register 01H = 05H:

BAND	R1,01H.1	→	R1 = 06H, register 01H = 05H
BAND	01H.1,R1	→	Register 01H = 05H, R1 = 07H

In the first example, the source register 01H contains the value 05H (00000101B) and the destination working register R1 contains 07H (00000111B). The statement "BAND R1,01H.1" ANDs the bit 1 value of the source register ("0") with the bit 0 value of the register R1 (destination), leaving the value 06H (00000110B) in the register R1.

BCP — Bit Compare

BCP dst,src.b

Operation: dst(0) – src(b)

The specified bit of the source is compared to (subtracted from) bit zero (LSB) of the destination. The zero flag is set if the bits are the same; otherwise it is cleared. The contents of both operands are unaffected by the comparison.

Flags: C: Unaffected.

Z: Set if the two bits are the same; cleared otherwise.

S: Cleared to "0".

V: Undefined.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				dst src
opc dst b 0 src	3	6	17	r0 Rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "0" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H and register 01H = 01H:

BCP R1,01H.1 → R1 = 07H, register 01H = 01H

If the destination working register R1 contains the value 07H (00000111B) and the source register 01H contains the value 01H (00000001B), the statement "BCP R1,01H.1" compares bit one of the source register (01H) and bit zero of the destination register (R1). Because the bit values are not identical, the zero flag bit (Z) is cleared in the FLAGS register (0D5H).

BITC—Bit Complement

BITC dst.b

Operation: dst(b) \leftarrow NOT dst(b)

This instruction complements the specified bit within the destination without affecting any other bit in the destination.

Flags:

- C:** Unaffected.
- Z:** Set if the result is "0"; cleared otherwise.
- S:** Cleared to "0".
- V:** Undefined.
- D:** Unaffected.
- H:** Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
opc dst b 0	2	4	57	dst rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H

BITC R1.1 \rightarrow R1 = 05H

If the working register R1 contains the value 07H (00000111B), the statement "BITC R1.1" complements bit one of the destination and leaves the value 05H (00000101B) in the register R1. Because the result of the complement is not "0", the zero flag (Z) in the FLAGS register (0D5H) is cleared.

BITR — Bit Reset

BITR dst.b

Operation: $\text{dst}(b) \leftarrow 0$

The BITR instruction clears the specified bit within the destination without affecting any other bit in the destination.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc dst b 0	2	4	77	rb

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "0" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BITR R1.1 \rightarrow R1 = 05H

If the value of the working register R1 is 07H (00000111B), the statement "BITR R1.1" clears bit one of the destination register R1, leaving the value 05H (00000101B).

BITS — Bit Set

BITS dst.b

Operation: dst(b) ← 1

The BITS instruction sets the specified bit within the destination without affecting any other bit in the destination.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
				dst	rb
opc	dst b 1	2	4	77	

NOTE: In the second byte of the instruction format, the destination address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BITS R1.3 → R1 = 0FH

If the working register R1 contains the value 07H (00000111B), the statement "BITS R1.3" sets bit three of the destination register R1 to "1", leaving the value 0FH (00001111B).

BOR — Bit OR

BOR dst,src.b

BOR dst.b,src

Operation: $dst(0) \leftarrow dst(0) \text{ OR } src(b)$
 or
 $dst(b) \leftarrow dst(b) \text{ OR } src(0)$

The specified bit of the source (or the destination) is logically ORed with bit zero (LSB) of the destination (or the source). The resulting bit value is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Cleared to "0".

V: Undefined.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
			dst	src
	3	6	07	r0 Rb
	3	6	07	Rb r0

NOTE: In the second byte of the 3-byte instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit.

Examples: Given: R1 = 07H and register 01H = 03H:

BOR R1, 01H.1 \rightarrow R1 = 07H, register 01H = 03H
 BOR 01H.2, R1 \rightarrow Register 01H = 07H, R1 = 07H

In the first example, the destination working register R1 contains the value 07H (00000111B) and the source register 01H the value 03H (00000011B). The statement "BOR R1,01H.1" logically ORs bit one of the register 01H (source) with bit zero of R1 (destination). This leaves the same value (07H) in the working register R1.

In the second example, the destination register 01H contains the value 03H (00000011B) and the source working register R1 the value 07H (00000111B). The statement "BOR 01H.2,R1" logically ORs bit two of the register 01H (destination) with bit zero of R1 (source). This leaves the value 07H in the register 01H.

BTJRF — Bit Test, Jump Relative on False

BTJRF dst,src.b

Operation: If src(b) is a "0", then $PC \leftarrow PC + dst$

The specified bit within the source operand is tested. If it is a "0", the relative address is added to the program counter and control passes to the statement whose address is currently in the program counter. Otherwise, the instruction following the BTJRF instruction is executed.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode	
						<u>dst</u>	<u>src</u>
opc	src b 0	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRF SKIP,R1.3 → PC jumps to SKIP location

If the working register R1 contains the value 07H (00000111B), the statement "BTJRF SKIP,R1.3" tests bit 3. Because it is "0", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP (Remember that the memory location must be within the allowed range of + 127 to - 128).

BTJRT — Bit Test, Jump Relative on True

BTJRT dst,src.b

Operation: If src(b) is a "1", then $PC \leftarrow PC + dst$

The specified bit within the source operand is tested. If it is a "1", the relative address is added to the program counter and control passes to the statement whose address is now in the PC. Otherwise, the instruction following the BTJRT instruction is executed.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode	
						dst	src
opc	src b 1	dst	3	10	37	RA	rb

NOTE: In the second byte of the instruction format, the source address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Example: Given: R1 = 07H:

BTJRT SKIP,R1.1

If the working register R1 contains the value 07H (00000111B), the statement "BTJRT SKIP,R1.1" tests bit one in the source register (R1). Because it is a "1", the relative address is added to the PC and the PC jumps to the memory location pointed to by the SKIP.

Remember that the memory location addressed by the BTJRT instruction must be within the allowed range of + 127 to - 128.

BXOR — Bit XOR

BXOR dst,src.b

BXOR dst.b,src

Operation: $dst(0) \leftarrow dst(0) \text{ XOR } src(b)$

or

$dst(b) \leftarrow dst(b) \text{ XOR } src(0)$

The specified bit of the source (or the destination) is logically exclusive-ORed with bit zero (LSB) of the destination (or the source). The result bit is stored in the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: **C:** Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Cleared to "0".

V: Undefined.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc dst b 0 src	3	6	27	r0 Rb
opc src b 1 dst	3	6	27	Rb r0

NOTE: In the second byte of the 3-byte instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R1 = 07H (00000111B) and register 01H = 03H (00000011B):

BXOR R1,01H.1 → R1 = 06H, register 01H = 03H
 BXOR 01H.2,R1 → Register 01H = 07H, R1 = 07H

In the first example, the destination working register R1 has the value 07H (00000111B) and the source register 01H has the value 03H (00000011B). The statement "BXOR R1,01H.1" exclusive-ORs bit one of the register 01H (the source) with bit zero of R1 (the destination). The result bit value is stored in bit zero of R1, changing its value from 07H to 06H. The value of the source register 01H is unaffected.

CALL — Call Procedure

CALL dst

Operation:

```

SP ← SP-1
@SP ← PCL
SP ← SP-1
@SP ← PCH
PC ← dst

```

The contents of the program counter are pushed onto the top of the stack. The program counter value used is the address of the first instruction following the CALL instruction. The specified destination address is then loaded into the program counter and points to the first instruction of a procedure. At the end of the procedure the return instruction (RET) can be used to return to the original program flow. RET pops the top of the stack back into the program counter.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
	opc dst	3	14	F6	DA
	opc dst	2	12	F4	IRR
	opc dst	2	14	D4	IA

Examples: Given: R0 = 35H, R1 = 21H, PC = 1A47H, and SP = 0002H:

CALL	3521H	→	SP = 0000H (Memory locations 0000H = 1AH, 0001H = 4AH, where, 4AH is the address that follows the instruction.)
CALL	@RR0	→	SP = 0000H (0000H = 1AH, 0001H = 49H)
CALL	#40H	→	SP = 0000H (0000H = 1AH, 0001H = 49H)

In the first example, if the program counter value is 1A47H and the stack pointer contains the value 0002H, the statement "CALL 3521H" pushes the current PC value onto the top of the stack. The stack pointer now points to the memory location 0000H. The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed.

If the contents of the program counter and the stack pointer are the same as in the first example, the statement "CALL @RR0" produces the same result except that the 49H is stored in stack location 0001H (because the two-byte instruction format was used). The PC is then loaded with the value 3521H, the address of the first instruction in the program sequence to be executed. Assuming that the contents of the program counter and the stack pointer are the same as in the first example, if the program address 0040H contains 35H and the program address 0041H contains 21H, the statement "CALL #40H" produces the same result as in the second example.

CCF — Complement Carry Flag

CCF

Operation: $C \leftarrow \text{NOT } C$

The carry flag (C) is complemented. If C = "1", the value of the carry flag is changed to logic zero. If C = "0", the value of the carry flag is changed to logic one.

Flags: **C:** Complemented.

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	EF

Example: Given: The carry flag = "0":

CCF

If the carry flag = "0", the CCF instruction complements it in the FLAGS register (0D5H), changing its value from logic zero to logic one.

CLR — Clear

CLR dst

Operation: dst \leftarrow "0"

The destination location is cleared to "0".

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc	2	4	B0	R
	dst			4	IR

Examples: Given: Register 00H = 4FH, register 01H = 02H, and register 02H = 5EH:

CLR	00H	\rightarrow	Register 00H = 00H
CLR	@01H	\rightarrow	Register 01H = 02H, register 02H = 00H

In Register (R) addressing mode, the statement "CLR 00H" clears the destination register 00H value to 00H.

In the second example, the statement "CLR @01H" uses Indirect Register (IR) addressing mode to clear the 02H register value to 00H.

COM — Complement

COM dst

Operation: dst \leftarrow NOT dst

The contents of the destination location are complemented (one's complement). All "1s" are changed to "0s", and vice-versa.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc dst	2	4	60	R
			4	61	IR

Examples: Given: R1 = 07H and register 07H = 0F1H:

COM R1 \rightarrow R1 = 0F8H
 COM @R1 \rightarrow R1 = 07H, register 07H = 0EH

In the first example, the destination working register R1 contains the value 07H (00000111B). The statement "COM R1" complements all the bits in R1: all logic ones are changed to logic zeros, and logic zeros to logic ones, leaving the value 0F8H (11111000B).

In the second example, Indirect Register (IR) addressing mode is used to complement the value of the destination register 07H (11110001B), leaving the new value 0EH (00001110B).

CP – Compare

CP dst,src

Operation: dst–src

The source operand is compared to (subtracted from) the destination operand, and the appropriate flags are set accordingly. The contents of both operands are unaffected by the comparison.

Flags: C: Set if a "borrow" occurred (src > dst); cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src			
<table border="1"> <tr> <td>opc</td> <td>dst src</td> </tr> </table>	opc	dst src	2	4	A2	r	r		
opc	dst src								
6	A3	r	lr						
<table border="1"> <tr> <td>opc</td> <td>src</td> <td>dst</td> </tr> </table>	opc	src	dst	3	6	A4	R	R	
opc	src	dst							
6	A5	R	IR						
<table border="1"> <tr> <td>opc</td> <td>dst</td> <td>src</td> </tr> </table>	opc	dst	src	3	6	A6	R	IM	
opc	dst	src							

Examples: 1. Given: R1 = 02H and R2 = 03H:

CP R1,R2 → Set the C and S flags

The destination working register R1 contains the value 02H and the source register R2 contains the value 03H. The statement "CP R1,R2" subtracts the R2 value (source/subtrahend) from the R1 value (destination/minuend). Because a "borrow" occurs and the difference is negative, the C and the S flag values are "1".

2. Given: R1 = 05H and R2 = 0AH:

```

CP      R1,R2
JP      UGE,SKIP
INC     R1
SKIP   LD  R3,R1
    
```

In this example, the destination working register R1 contains the value 05H which is less than the contents of the source working register R2 (0AH). The statement "CP R1,R2" generates C = "1" and the JP instruction does not jump to the SKIP location. After the statement "LD R3,R1" executes, the value 06H remains in the working register R3.

CPIJE — Compare, Increment, and Jump on Equal

CPIJE dst,src,RA

Operation: If $\text{dst} - \text{src} = "0"$, $\text{PC} \leftarrow \text{PC} + \text{RA}$
 $\text{lr} \leftarrow \text{lr} + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise, the instruction immediately following the CPIJE instruction is executed. In either case, the source pointer is incremented by one before the next instruction is executed.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc src dst RA	3	12	C2	r lr

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 02H:

CPIJE R1,@R2,SKIP → R2 = 04H, PC jumps to SKIP location

In this example, the working register R1 contains the value 02H, the working register R2 the value 03H, and the register 03 contains 02H. The statement "CPIJE R1,@R2,SKIP" compares the @R2 value 02H (00000010B) to 02H (00000010B). Because the result of the comparison is *equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source register (R2) is incremented by one, leaving a value of 04H.

Remember that the memory location addressed by the CPIJE instruction must be within the allowed range of + 127 to - 128.

CPIJNE — Compare, Increment, and Jump on Non-Equal

CPIJNE dst,src,RA

Operation: If $\text{dst} - \text{src} \neq 0$, $\text{PC} \leftarrow \text{PC} + \text{RA}$
 $\text{Ir} \leftarrow \text{Ir} + 1$

The source operand is compared to (subtracted from) the destination operand. If the result is not "0", the relative address is added to the program counter and control passes to the statement whose address is now in the program counter. Otherwise the instruction following the CPIJNE instruction is executed. In either case the source pointer is incremented by one before the next instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
			<u>dst</u>	<u>src</u>
opc src dst RA	3	12	D2	r Ir

Example: Given: R1 = 02H, R2 = 03H, and register 03H = 04H:

CPIJNE R1,@R2,SKIP → R2 = 04H, PC jumps to SKIP location

The working register R1 contains the value 02H, the working register R2 (the source pointer) the value 03H, and the general register 03 the value 04H. The statement "CPIJNE R1,@R2,SKIP" subtracts 04H (00000100B) from 02H (00000010B). Because the result of the comparison is *non-equal*, the relative address is added to the PC and the PC then jumps to the memory location pointed to by SKIP. The source pointer register (R2) is also incremented by one, leaving a value of 04H.

Remember that the memory location addressed by the CPIJNE instruction must be within the allowed range of + 127 to - 128.

DA — Decimal Adjust

DA dst

Operation: dst \leftarrow DA dst

The destination operand is adjusted to form two 4-bit BCD digits following an addition or subtraction operation. For addition (ADD, ADC) or subtraction (SUB, SBC), the following table indicates the operation performed (The operation is undefined if the destination operand is not the result of a valid addition or subtraction of BCD digits):

Instruction	Carry Before DA	Bits 4–7 Value (Hex)	H Flag Before DA	Bits 0–3 Value (Hex)	Number Added to Byte	Carry After DA
ADD	0	0–9	0	0–9	00	0
	0	0–8	0	A–F	06	0
	0	0–9	1	0–3	06	0
	0	A–F	0	0–9	60	1
	0	9–F	0	A–F	66	1
	0	A–F	1	0–3	66	1
	1	0–2	0	0–9	60	1
	1	0–2	0	A–F	66	1
ADC	1	0–3	1	0–3	66	1
	0	0–9	0	0–9	00 = -00	0
	0	0–8	1	6–F	FA = -06	0
	1	7–F	0	0–9	A0 = -60	1
SUB	1	6–F	1	6–F	9A = -66	1

Flags: **C:** Set if there was a carry from the most significant bit; cleared otherwise (see table).
Z: Set if result is "0"; cleared otherwise.
S: Set if result bit 7 is set; cleared otherwise.
V: Undefined.
D: Unaffected.
H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode		
<table border="1"> <tr> <td>opc</td> <td>dst</td> </tr> </table>	opc	dst	2	4	40	R
opc	dst					

DA — Decimal Adjust

DA (Continued)

Example: Given: The working register R0 contains the value 15 (BCD), the working register R1 contains 27 (BCD), and the address 27H contains 46 (BCD):

ADD	R1,R0	;	C \leftarrow "0", H \leftarrow "0", Bits 4–7 = 3, bits 0–3 = C, R1 \leftarrow 3CH
DA	R1	;	R1 \leftarrow 3CH + 06

If an addition is performed using the BCD values 15 and 27, the result should be 42. The sum is incorrect, however, when the binary representations are added in the destination location using the standard binary arithmetic:

$$\begin{array}{r}
 0\ 0\ 0\ 1\ \quad 0\ 1\ 0\ 1\ \quad 15 \\
 +\ \underline{0\ 0\ 1\ 0}\ \quad 0\ 1\ 1\ 1\ \quad 27 \\
 \hline
 0\ 0\ 1\ 1\ \quad 1\ 1\ 0\ 0\ \quad =\ \quad 3CH
 \end{array}$$

The DA instruction adjusts this result so that the correct BCD representation is obtained:

$$\begin{array}{r}
 0\ 0\ 1\ 1\ \quad 1\ 1\ 0\ 0\ \\
 +\ \underline{0\ 0\ 0\ 0}\ \quad 0\ 1\ 1\ 0\ \\
 \hline
 0\ 1\ 0\ 0\ \quad 0\ 0\ 1\ 0\ \quad =\ \quad 42
 \end{array}$$

Assuming the same values given above, the statements

SUB	27H,R0	;	C \leftarrow "0", H \leftarrow "0", Bits 4–7 = 3, bits 0–3 = 1
DA	@R1	;	@R1 \leftarrow 31–0

leave the value 31 (BCD) in the address 27H (@R1).

DEC — Decrement

DEC dst

Operation: dst \leftarrow dst-1

The contents of the destination operand are decremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode dst
opc	dst	2	4	00	R
		4		01	IR

Examples: Given: R1 = 03H and register 03H = 10H:

DEC	R1	\rightarrow	R1 = 02H
DEC	@R1	\rightarrow	Register 03H = 0FH

In the first example, if the working register R1 contains the value 03H, the statement "DEC R1" decrements the hexadecimal value by one, leaving the value 02H. In the second example, the statement "DEC @R1" decrements the value 10H contained in the destination register 03H by one, leaving the value 0FH.

DECW — Decrement Word

DECW dst

Operation: $dst \leftarrow dst - 1$

The contents of the destination location (which must be an even address) and the operand following that location are treated as a single 16-bit value that is decremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
	opc	dst			dst
			2	8	RR
				8	IR

Examples: Given: R0 = 12H, R1 = 34H, R2 = 30H, register 30H = 0FH, and register 31H = 21H:

DECW RR0 \rightarrow R0 = 12H, R1 = 33H

DECW @R2 \rightarrow Register 30H = 0FH, register 31H = 20H

In the first example, the destination register R0 contains the value 12H and the register R1 the value 34H. The statement "DECW RR0" addresses R0 and the following operand R1 as a 16-bit word and decrements the value of R1 by one, leaving the value 33H.

NOTE: A system malfunction may occur if you use a Zero flag (FLAGS.6) result together with a DECW instruction. To avoid this problem, it is recommended to use DECW as shown in the following example.

```

LOOP    DECW      RR0
LD      R2,R1
OR      R2,R0
JR      NZ,LOOP

```

DI — Disable Interrupts

DI

Operation: SYM (0) ← 0

Bit zero of the system mode control register, SYM.0, is cleared to "0", globally disabling all interrupt processing. Interrupt requests will continue to set their respective interrupt pending bits, but the CPU will not service them while interrupt processing is disabled.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	8F

Example: Given: SYM = 01H:

DI

If the value of the SYM register is 01H, the statement "DI" leaves the new value 00H in the register and clears SYM.0 to "0", disabling interrupt processing.

DIV — Divide (Unsigned)

DIV dst,src

Operation: $dst \div src$

dst (UPPER) \leftarrow REMAINDER
 dst (LOWER) \leftarrow QUOTIENT

The destination operand (16 bits) is divided by the source operand (8 bits). The quotient (8 bits) is stored in the lower half of the destination. The remainder (8 bits) is stored in the upper half of the destination. When the quotient is ≥ 28 , the numbers stored in the upper and lower halves of the destination for quotient and remainder are incorrect. Both operands are treated as unsigned integers.

Flags: C: Set if the V flag is set and the quotient is between 28 and 29 –1; cleared otherwise.

Z: Set if the divisor or the quotient = "0"; cleared otherwise.

S: Set if MSB of the quotient = "1"; cleared otherwise.

V: Set if the quotient is ≥ 28 or if the divisor = "0"; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
opc	3	26/10 *	94	RR	R	
src		26/10 *	95	RR	IR	
dst		26/10 *	96	RR	IM	

* Execution takes 10 cycles if the divide-by-zero is attempted, otherwise, it takes 26 cycles.

Examples: Given: R0 = 10H, R1 = 03H, R2 = 40H, register 40H = 80H:

DIV RR0,R2 \rightarrow R0 = 03H, R1 = 40H
 DIV RR0,@R2 \rightarrow R0 = 03H, R1 = 20H
 DIV RR0,#20H \rightarrow R0 = 03H, R1 = 80H

In the first example, the destination working register pair RR0 contains the values 10H (R0) and 03H (R1), and the register R2 contains the value 40H. The statement "DIV RR0,R2" divides the 16-bit RR0 value by the 8-bit value of the R2 (source) register. After the DIV instruction, R0 contains the value 03H and R1 contains 40H. The 8-bit remainder is stored in the upper half of the destination register RR0 (R0) and the quotient in the lower half (R1).

DJNZ — Decrement and Jump if Non-Zero

DJNZ r,dst

Operation: $r \leftarrow r - 1$
 If $r \neq 0$, $PC \leftarrow PC + dst$

The working register being used as a counter is decremented. If the contents of the register are not logic zero after decrementing, the relative address is added to the program counter and control passes to the statement whose address is now in the PC. The range of the relative address is +127 to -128, and the original value of the PC is taken to be the address of the instruction byte following the DJNZ statement.

NOTE: In case of using DJNZ instruction, the working register being used as a counter should be set at the one of location 0C0H to 0CFH with SRP, SRP0 or SRP1 instruction.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
r opc	dst	2	8 (jump taken) 8 (no jump)	rA r = 0 to F

Example: Given: R1 = 02H and LOOP is the label of a relative address:

SRP #0C0H
 DJNZ R1,LOOP

DJNZ is typically used to control a "loop" of instructions. In many cases, a label is used as the destination operand instead of a numeric relative address value. In the example, the working register R1 contains the value 02H, and LOOP is the label for a relative address.

The statement "DJNZ R1, LOOP" decrements the register R1 by one, leaving the value 01H. Because the contents of R1 after the decrement are non-zero, the jump is taken to the relative address specified by the LOOP label.

EI — Enable Interrupts

EI

Operation: SYM (0) ← 1

The EI instruction sets bit zero of the system mode register, SYM.0 to "1". This allows interrupts to be serviced as they occur (assuming they have the highest priority). If an interrupt's pending bit was set while interrupt processing was disabled (by executing a DI instruction), it will be serviced when the EI instruction is executed.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	9F

Example: Given: SYM = 00H:

EI

If the SYM register contains the value 00H, that is, if interrupts are currently disabled, the statement "EI" sets the SYM register to 01H, enabling all interrupts. (SYM.0 is the enable bit for global interrupt processing.)

ENTER — Enter

ENTER

Operation:

$$\begin{aligned} \text{SP} &\leftarrow \text{SP} - 2 \\ @\text{SP} &\leftarrow \text{IP} \\ \text{IP} &\leftarrow \text{PC} \\ \text{PC} &\leftarrow @\text{IP} \\ \text{IP} &\leftarrow \text{IP} + 2 \end{aligned}$$


This instruction is useful when implementing threaded-code languages. The contents of the instruction pointer are pushed to the stack. The program counter (PC) value is then written to the instruction pointer. The program memory word that is pointed to by the instruction pointer is loaded into the PC, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	14	1F

Example: The diagram below shows an example of how to use an ENTER statement.



EXIT — Exit

EXIT

Operation:

```
IP ← @SP
SP ← SP + 2
PC ← @IP
IP ← IP + 2
```


This instruction is useful when implementing threaded-code languages. The stack value is popped and loaded into the instruction pointer. The program memory word that is pointed to by the instruction pointer is then loaded into the program counter, and the instruction pointer is incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	16	2F

Example: The diagram below shows an example of how to use an EXIT statement.



IDLE — Idle Operation

IDLE

Operation: (See description)

The IDLE instruction stops the CPU clock while allowing the system clock oscillation to continue. Idle mode can be released by an interrupt request (IRQ) or an external reset operation.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
opc	1	4	6F	dst src

Example: The instruction **IDLE** stops the CPU clock but it does not stop the system clock.

INC — Increment

INC dst

Operation: $dst \leftarrow dst + 1$

The contents of the destination operand are incremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
dst opc	1	4	rE	r r = 0 to F
opc	2	4	20	R
		4	21	IR

Examples: Given: R0 = 1BH, register 00H = 0CH, and register 1BH = 0FH:

INC R0 → R0 = 1CH

INC 00H → Register 00H = 0DH

INC @R0 → R0 = 1BH, register 01H = 10H

In the first example, if the destination working register R0 contains the value 1BH, the statement "INC R0" leaves the value 1CH in that same register.

The second example shows the effect an INC instruction has on the register at the location 00H, assuming that it contains the value 0CH.

In the third example, INC is used in Indirect Register (IR) addressing mode to increment the value of the register 1BH from 0FH to 10H.

INCW — Increment Word

INCW dst

Operation: $dst \leftarrow dst + 1$

The contents of the destination (which must be an even address) and the byte following that location are treated as a single 16-bit value that is incremented by one.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc	dst	2	8	A0
			8	A1	IR

Examples: Given: R0 = 1AH, R1 = 02H, register 02H = 0FH, and register 03H = 0FFH:

INCW RR0 \rightarrow R0 = 1AH, R1 = 03H
 INCW @R1 \rightarrow Register 02H = 10H, register 03H = 00H

In the first example, the working register pair RR0 contains the value 1AH in the register R0 and 02H in the register R1. The statement "INCW RR0" increments the 16-bit destination by one, leaving the value 03H in the register R1. In the second example, the statement "INCW @R1" uses Indirect Register (IR) addressing mode to increment the contents of the general register 03H from 0FFH to 00H and the register 02H from 0FH to 10H.

NOTE: A system malfunction may occur if you use a Zero (Z) flag (FLAGS.6) result together with an INCW instruction. To avoid this problem, it is recommended to use the INCW instruction as shown in the following example:

LOOP:	INCW	RR0
	LD	R2,R1
	OR	R2,R0
	JR	NZ,LOOP

IRET — Interrupt Return

IRET IRET (Normal) RET (Fast)

Operation:	FLAGS \leftarrow @SP SP \leftarrow SP + 1 PC \leftarrow @SP SP \leftarrow SP + 2 SYM(0) \leftarrow 1	PC \leftrightarrow IP FLAGS \leftarrow FLAGS' FIS \leftarrow 0
-------------------	--	--

This instruction is used at the end of an interrupt service routine. It restores the flag register and the program counter. It also re-enables global interrupts. A "normal IRET" is executed only if the fast interrupt status bit (FIS, bit one of the FLAGS register, 0D5H) is cleared (= "0"). If a fast interrupt occurred, IRET clears the FIS bit that was set at the beginning of the service routine.


Flags: All flags are restored to their original settings (that is, the settings before the interrupt occurred).

Format:

IRET (Normal)	Bytes	Cycles	Opcode (Hex)
opc	1	12	BF
IRET (Fast)	Bytes	Cycles	Opcode (Hex)
opc	1	6	BF

Example: In the figure below, the instruction pointer is initially loaded with 100H in the main program before interrupt are enabled. When an interrupt occurs, the program counter and the instruction pointer are swapped. This causes the PC to jump to the address 100H and the IP to keep the return address. The last instruction in the service routine is normally a jump to IRET at the address FFH.

This loads the instruction pointer with 100H "again" and causes the program counter to jump back to the main program. Now, the next interrupt can occur and the IP is still correct at 100H.



NOTE: In the fast interrupt example above, if the last instruction is not a jump to IRET, you must pay attention to the order of the last two instruction. The IRET cannot be immediately proceeded by an instruction which clears the interrupt status (as with a reset of the IPR register).

JP — JUMP

JP cc, dst (Conditional)

JP dst (Unconditional)

Operation: If cc is true, PC \leftarrow dst

The conditional JUMP instruction transfers program control to the destination address if the condition specified by the condition code (cc) is true, otherwise, the instruction following the JP instruction is executed. The unconditional JP simply replaces the contents of the PC with the contents of the specified register pair. Control then passes to the statement addressed by the PC.

Flags: No flags are affected.

Format: (1)

		Bytes	Cycles	Opcode (Hex)	Addr Mode
(2)	cc opc dst	3	8	ccD	DA cc = 0 to F
	opc dst	2	8	30	IRR

NOTES:

1. The 3-byte format is used for a conditional jump and the 2-byte format for an unconditional jump.
2. In the first byte of the 3-byte instruction format (conditional jump), the condition code and the OPCODE are both four bits.

Examples: Given: The carry flag (C) = "1", register 00 = 01H, and register 01 = 20H:Secs

JP C,LABEL_W \rightarrow LABEL_W = 1000H, PC = 1000H
 JP @00H \rightarrow PC = 0120H

The first example shows a conditional JP. Assuming that the carry flag is set to "1", the statement "JP C,LABEL_W" replaces the contents of the PC with the value 1000H and transfers control to that location. Had the carry flag not been set, control would then have passed to the statement immediately following the JP instruction.

The second example shows an unconditional JP. The statement "JP @00" replaces the contents of the PC with the contents of the register pair 00H and 01H, leaving the value 0120H.

JR — Jump Relative

JR cc,dst

Operation: If cc is true, $PC \leftarrow PC + dst$

If the condition specified by the condition code (cc) is true, the relative address is added to the program counter and control passes to the statement whose address is now in the program counter, otherwise, the instruction following the JR instruction is executed. (See the list of condition codes at the beginning of this chapter).

The range of the relative address is +127, -128, and the original value of the program counter is taken to be the address of the first instruction byte following the JR statement.

Flags: No flags are affected.

Format:

(note)	Bytes	Cycles	Opcode (Hex)	Addr Mode
			ccB	dst
cc opc	2	6		RA
cc = 0 to F				

NOTE: In the first byte of the two-byte instruction format, the condition code and the opcode are each four bits in length.

Example: Given: The carry flag = "1" and LABEL_X = 1FF7H:

JR C,LABEL_X → PC = 1FF7H

If the carry flag is set (that is, if the condition code is "true"), the statement "JR C,LABEL_X" will pass control to the statement whose address is currently in the program counter. Otherwise, the program instruction following the JR will be executed.

LD—LOAD






LD dst,src

Operation: $dst \leftarrow src$

The contents of the source are loaded into the destination. The source's contents are unaffected.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	<u>dst</u>	<u>src</u>
	2	4	rC	r	IM	
		4	r8	r	R	
	2	4	r9	R	r	
				$r = 0 \text{ to } F$		
	2	4	C7	r	Ir	
		4	D7	Ir	r	
	3	6	E4	R	R	
		6	E5	R	IR	
	3	6	E6	R	IM	
		6	D6	IR	IM	
	3	6	F5	IR	R	
	3	6	87	r	x [r]	
	3	6	97	x [r]	r	

LD—Load

LD (Continued)

Examples: Given: R0 = 01H, R1 = 0AH, register 00H = 01H, register 01H = 20H, register 02H = 02H, LOOP = 30H, and register 3AH = 0FFH:

LD R0,#10H	→	R0 = 10H
LD R0,01H	→	R0 = 20H, register 01H = 20H
LD 01H,R0	→	Register 01H = 01H, R0 = 01H
LD R1,@R0	→	R1 = 20H, R0 = 01H
LD @R0,R1	→	R0 = 01H, R1 = 0AH, register 01H = 0AH
LD 00H,01H	→	Register 00H = 20H, register 01H = 20H
LD 02H,@00H	→	Register 02H = 20H, register 00H = 01H
LD 00H,#0AH	→	Register 00H = 0AH
LD @00H,#10H→		Register 00H = 01H, register 01H = 10H
LD @00H,02H	→	Register 00H = 01H, register 01H = 02, register 02H = 02H
LD R0,#LOOP[R1]	→	R0 = 0FFH, R1 = 0AH
LD #LOOP[R0],R1	→	Register 31H = 0AH, R0 = 01H, R1 = 0AH

LDB — Load Bit

LDB dst,src.b

LDB dst.b,src

Operation: $dst(0) \leftarrow src(b)$



or

$dst(b) \leftarrow src(0)$

The specified bit of the source is loaded into bit zero (LSB) of the destination, or bit zero of the source is loaded into the specified bit of the destination. No other bits of the destination are affected. The source is unaffected.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
	<u>dst</u>	<u>src</u>		
	3	6	47	r0 Rb
	3	6	47	Rb r0

NOTE: In the second byte of the instruction format, the destination (or the source) address is four bits, the bit address "b" is three bits, and the LSB address value is one bit in length.

Examples: Given: R0 = 06H and general register 00H = 05H:

LDB R0,00H.2 \rightarrow R0 = 07H, register 00H = 05H
 LDB 00H.0,R0 \rightarrow R0 = 06H, register 00H = 04H

In the first example, the destination working register R0 contains the value 06H and the source general register 00H the value 05H. The statement "LD R0,00H.2" loads the bit two value of the 00H register into bit zero of the R0 register, leaving the value 07H in the register R0.

In the second example, 00H is the destination register. The statement "LD 00H.0,R0" loads bit zero of the register R0 to the specified bit (bit zero) of the destination register, leaving 04H in the general register 00H.

LDC/LDE — Load Memory

LDC dst,src

LDE dst,src

Operation: $dst \leftarrow src$

This instruction loads a byte from program or data memory into a working register or vice-versa. The source values are unaffected. LDC refers to program memory and LDE to data memory. The assembler makes "Irr" or "rr" values an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

				Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
1.	opc	dst src		2	10	C3		r	Irr
2.	opc	src dst		2	10	D3		Irr	r
3.	opc	dst src	XS	3	12	E7		r	XS [rr]
4.	opc	src dst	XS	3	12	F7		XS [rr]	r
5.	opc	dst src	XL _L	XL _H	4	14	A7	r	XL [rr]
6.	opc	src dst	XL _L	XL _H	4	14	B7	XL [rr]	r
7.	opc	dst 0000	DA _L	DA _H	4	14	A7	r	DA
8.	opc	src 0000	DA _L	DA _H	4	14	B7	DA	r
9.	opc	dst 0001	DA _L	DA _H	4	14	A7	r	DA
10.	opc	src 0001	DA _L	DA _H	4	14	B7	DA	r

NOTES:

1. The source (src) or the working register pair [rr] for formats 5 and 6 cannot use the register pair 0–1.
2. For the formats 3 and 4, the destination "XS [rr]" and the source address "XS [rr]" are both one byte.
3. For the formats 5 and 6, the destination "XL [rr]" and the source address "XL [rr]" are both two bytes.
4. The DA and the r source values for the formats 7 and 8 are used to address program memory. The second set of values, used in the formats 9 and 10, are used to address data memory.
5. LDE instruction can be used to read/write the data of 64-Kbyte data memory.

LDC/LDE — Load Memory

LDC/LDE (Continued)

Examples:	Given: R0 = 11H, R1 = 34H, R2 = 01H, R3 = 04H; Program memory locations 0103H = 4FH, 0104H = 1A, 0105H = 6DH, and 1104H = 88H. External data memory locations 0103H = 5FH, 0104H = 2AH, 0105H = 7DH, and 1104H = 98H:
LDC R0,@RR2	; R0 ← contents of program memory location 0104H; ; R0 = 1AH, R2 = 01H, R3 = 04H
LDE R0,@RR2	; R0 ← contents of external data memory location 0104H; ; R0 = 2AH, R2 = 01H, R3 = 04H
LDC @RR2,R0	; 11H (contents of R0) is loaded into program memory location 0104H (RR2); R0, R2, R3 → no change
LDE @RR2,R0	; 11H (contents of R0) is loaded into external data memory ; location 0104H (RR2); R0, R2, R3 → no change
LDC R0,#01H[RR2]	; R0 ← contents of program memory location 0105H ; (01H + RR2); R0 = 6DH, R2 = 01H, R3 = 04H
LDE R0,#01H[RR2]	; R0 ← contents of external data memory location 0105H ; (01H + RR2); R0 = 7DH, R2 = 01H, R3 = 04H
LDC #01H[RR2],R0	; 11H (contents of R0) is loaded into program memory location ; 0105H (01H + 0104H)
LDE #01H[RR2],R0	; 11H (contents of R0) is loaded into external data memory ; location 0105H (01H + 0104H)
LDC R0,#1000H[RR2]	; R0 ← contents of program memory location 1104H ; (1000H + 0104H); R0 = 88H, R2 = 01H, R3 = 04H
LDE R0,#1000H[RR2]	; R0 ← contents of external data memory location 1104H ; (1000H + 0104H); R0 = 98H, R2 = 01H, R3 = 04H
LDC R0,1104H	; R0 ← contents of program memory location 1104H ; R0 = 88H
LDE R0,1104H	; R0 ← contents of external data memory location 1104H; ; R0 = 98H
LDC 1105H,R0	; 11H (contents of R0) is loaded into program memory location ; 1105H; (1105H) ← 11H
LDE 1105H,R0	; 11H (contents of R0) is loaded into external data memory ; location 1105H; (1105H) ← 11H

NOTE: The LDC and the LDE instructions are not supported by masked ROM type devices.

LDCD/LDED — Load Memory and Decrement

LDCD dst,src

LDED dst,src

Operation: $dst \leftarrow src$
 $rr \leftarrow rr - 1$

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then decremented. The contents of the source are unaffected.

LDCD refers to program memory and LDED refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u>	<u>src</u>
	opc dst src	2	10	E2	r Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory location 1033H = 0CDH, and external data memory location 1033H = 0DDH:

LDCD	R8,@RR6	; 0CDH (contents of program memory location 1033H) is loaded
		; into R8 and RR6 is decremented by one;
		; R8 = 0CDH, R6 = 10H, R7 = 32H (RR6 \leftarrow RR6 - 1)
LDED	R8,@RR6	; 0DDH (contents of data memory location 1033H) is loaded
		; into R8 and RR6 is decremented by one
		(RR6 \leftarrow RR6 - 1);
		; R8 = 0DDH, R6 = 10H, R7 = 32H

NOTE: LDED instruction can be used to read/write the data of 64-Kbyte data memory.

LDCI/LDEI — Load Memory and Increment

LDCI dst,src

LDEI dst,src

Operation: $dst \leftarrow src$
 $rr \leftarrow rr + 1$

These instructions are used for user stacks or block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair. The contents of the source location are loaded into the destination location. The memory address is then incremented automatically. The contents of the source are unaffected.

LDCI refers to program memory and LDEI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
					<u>dst</u> <u>src</u>
	opc dst src	2	10	E3	r Irr

Examples: Given: R6 = 10H, R7 = 33H, R8 = 12H, program memory locations 1033H = 0CDH and 1034H = 0C5H; external data memory locations 1033H = 0DDH and 1034H = 0D5H:

LDCI	R8,@RR6	; 0CDH (contents of program memory location 1033H) is loaded ; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1); ; R8 = 0CDH, R6 = 10H, R7 = 34H
LDEI	R8,@RR6	; 0DDH (contents of data memory location 1033H) is loaded ; into R8 and RR6 is incremented by one (RR6 \leftarrow RR6 + 1); ; R8 = 0DDH, R6 = 10H, R7 = 34H

NOTE: LDEI instruction can be used to read/write the data of 64-Kbyte data memory.

LDCPD/LDEPD — Load Memory with Pre-Decrement

LDCPD dst,src

LDEPD dst,src

Operation: $rr \leftarrow rr - 1$
 $dst \leftarrow src$

These instructions are used for block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair and is first decremented. The contents of the source location are then loaded into the destination location. The contents of the source are unaffected.

LDCPD refers to program memory and LDEPD refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for external data memory.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc src dst	2	14	F2	Irr r

Examples: Given: R0 = 77H, R6 = 30H, and R7 = 00H:

LDCPD @RR6,R0	; (RR6 \leftarrow RR6 - 1) ; 77H (the contents of R0) is loaded into program memory ; location 2FFFH (3000H - 1H); ; R0 = 77H, R6 = 2FH, R7 = 0FFH
LDEPD @RR6,R0	; (RR6 \leftarrow RR6 - 1) ; 77H (the contents of R0) is loaded into external data ; memory ; location 2FFFH (3000H - 1H);

NOTE: LDEPD instruction can be used to read/write the data of 64-Kbyte data memory.

LDCPI/LDEPI—Load Memory with Pre-Increment

LDCPI dst,src

LDEPI dst,src

Operation: $rr \leftarrow rr + 1$
 $dst \leftarrow src$

These instructions are used for block transfers of data from program or data memory to the register file. The address of the memory location is specified by a working register pair and is first incremented. The contents of the source location are loaded into the destination location. The contents of the source are unaffected.

LDCPI refers to program memory and LDEPI refers to external data memory. The assembler makes "Irr" an even number for program memory and an odd number for data memory.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
					<u>dst</u> <u>src</u>
	opc src dst	2	14	F3	Irr r

Examples: Given: R0 = 7FH, R6 = 21H, and R7 = 0FFH:

LDCPI @RR6,R0	; (RR6 \leftarrow bRR6 + 1) ; 7FH (the contents of R0) is loaded into program memory ; location 2200H (21FFH + 1H); ; R0 = 7FH, R6 = 22H, R7 = 00H
LDEPI @RR6,R0	; (RR6 \leftarrow bRR6 + 1) ; 7FH (the contents of R0) is loaded into external data ; memory ; location 2200H (21FFH + 1H); ; R0 = 7FH, R6 = 22H, R7 = 00H

NOTE: LDEPI instruction can be used to read/write the data of 64-Kbyte data memory.

LDW — Load Word

LDW dst,src

Operation: $dst \leftarrow src$

The contents of the source (a word) are loaded into the destination. The contents of the source are unaffected.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>	<u>src</u>
	opc	src	dst	3	C4	RR	RR
				8	C5	RR	IR
	opc	dst	src	4	C6	RR	IML

Examples: Given: R4 = 06H, R5 = 1CH, R6 = 05H, R7 = 02H, register 00H = 1AH, register 01H = 02H, register 02H = 03H, and register 03H = 0FH

LDW	RR6,RR4	→	R6 = 06H, R7 = 1CH, R4 = 06H, R5 = 1CH
LDW	00H,02H	→	Register 00H = 03H, register 01H = 0FH, register 02H = 03H, register 03H = 0FH
LDW	RR2,@R7	→	R2 = 03H, R3 = 0FH,
LDW	04H,@01H	→	Register 04H = 03H, register 05H = 0FH
LDW	RR6,#1234H	→	R6 = 12H, R7 = 34H
LDW	02H,#0FEDH	→	Register 02H = 0FH, register 03H = 0EDH

In the second example, please note that the statement "LDW 00H,02H" loads the contents of the source word 02H and 03H into the destination word 00H and 01H. This leaves the value 03H in the general register 00H and the value 0FH in the register 01H.

Other examples show how to use the LDW instruction with various addressing modes and formats.

MULT — Multiply (Unsigned)

MULT dst,src

Operation: $dst \leftarrow dst \times src$

The 8-bit destination operand (the even numbered register of the register pair) is multiplied by the source operand (8 bits) and the product (16 bits) is stored in the register pair specified by the destination address. Both operands are treated as unsigned integers.

Flags: **C:** Set if the result is > 255 ; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if MSB of the result is a "1"; cleared otherwise.

V: Cleared.

D: Unaffected.

H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
	opc	src	dst	3	22	84	RR	R
				22	85	RR	IR	
				22	86	RR	IM	

Examples: Given: Register 00H = 20H, register 01H = 03H, register 02H = 09H, register 03H = 06H:

MULT 00H, 02H → Register 00H = 01H, register 01H = 20H,
register 02H = 09H

MULT 00H, @01H → Register 00H = 00H, register 01H = 0C0H

MULT 00H, #30H → Register 00H = 06H, register 01H = 00H

In the first example, the statement "MULT 00H,02H" multiplies the 8-bit destination operand (in the register 00H of the register pair 00H, 01H) by the source register 02H operand (09H).

The 16-bit product, 0120H, is stored in the register pair 00H, 01H.

NEXT — Next

NEXT

Operation: $PC \leftarrow @IP$
 $IP \leftarrow IP + 2$


The NEXT instruction is useful when implementing threaded-code languages. The program memory word that is pointed to by the instruction pointer is loaded into the program counter. The instruction pointer is then incremented by two.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	10	0F

Example: The following diagram shows an example of how to use the NEXT instruction.



NOP — No Operation

NOP

Operation: No action is performed when the CPU executes this instruction. Typically, one or more NOPs are executed in sequence in order to affect a timing delay of variable duration.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	FF

Example: When the instruction NOP is executed in a program, no operation occurs. Instead, there happens a delay in instruction execution time which is of approximately one machine cycle per each **NOP** instruction encountered.

OR — Logical OR

OR dst,src

Operation: $dst \leftarrow dst \text{ OR } src$

The source operand is logically ORed with the destination operand and the result is stored in the destination. The contents of the source are unaffected. The OR operation results in a "1" being stored whenever either of the corresponding bits in the two operands is a "1", otherwise, a "0" is stored.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.

H: Unaffected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>	<u>src</u>
	opc	dst src	2	4	42	r	r
				6	43	r	lr
	opc	src	3	6	44	R	R
		dst		6	45	R	IR
	opc	dst	src	3	6	46	IM

Examples: Given: R0 = 15H, R1 = 2AH, R2 = 01H, register 00H = 08H, register 01H = 37H, and register 08H = 8AH

OR	R0,R1	→	R0 = 3FH, R1 = 2AH
OR	R0,@R2	→	R0 = 37H, R2 = 01H, register 01H = 37H
OR	00H,01H	→	Register 00H = 3FH, register 01H = 37H
OR	01H,@00H	→	Register 00H = 08H, register 01H = 0BFH
OR	00H,#02H	→	Register 00H = 0AH

In the first example, if the working register R0 contains the value 15H and the register R1 the value 2AH, the statement "OR R0,R1" logical-ORs the R0 and R1 register contents and stores the result (3FH) in the destination register R0.

Other examples show the use of the logical OR instruction with various addressing modes and formats.

POP — Pop from Stack

POP dst

Operation: $dst \leftarrow @SP$
 $SP \leftarrow SP + 1$

The contents of the location addressed by the stack pointer are loaded into the destination.
The stack pointer is then incremented by one.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc	2	8	50	R
	dst		8	51	IR

Examples: Given: Register 00H = 01H, register 01H = 1BH, SPH (0D8H) = 00H, SPL (0D9H) = 0FBH, and stack register 0FBH = 55H:

POP 00H	→	Register 00H = 55H, SP = 00FCH
POP @00H	→	Register 00H = 01H, register 01H = 55H, SP = 00FCH

In the first example, the general register 00H contains the value 01H. The statement "POP 00H" loads the contents of the location 00FBH (55H) into the destination register 00H and then increments the stack pointer by one. The register 00H then contains the value 55H and the SP points to the location 00FCH.

POPUD — Pop User Stack (Decrementing)

POPUD dst,src

Operation: $dst \leftarrow src$
 $IR \leftarrow IR - 1$

This instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then decremented.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc	3	8	92	R IR
src				
dst				

Example: Given: Register 00H = 42H (user stack pointer register), register 42H = 6FH, and register 02H = 70H:

POPUD 02H,@00H \rightarrow Register 00H = 41H, register 02H = 6FH, register 42H = 6FH

If the general register 00H contains the value 42H and the register 42H the value 6FH, the statement "POPUD 02H,@00H" loads the contents of the register 42H into the destination register. The user stack pointer is then decremented by one, leaving the value 41H.

POPUI — Pop User Stack (Incrementing)

POPUI dst,src

Operation: $dst \leftarrow src$
 $IR \leftarrow IR + 1$

The POPUI instruction is used for user-defined stacks in the register file. The contents of the register file location addressed by the user stack pointer are loaded into the destination. The user stack pointer is then incremented.

Flags: No flags are affected.

Format:

Bytes	Cycles	Opcode (Hex)	Addr Mode
opc	src	dst	dst src
3	8	93	R IR

Example: Given: Register 00H = 01H and register 01H = 70H:

POPUI 02H,@00H \rightarrow Register 00H = 02H, register 01H = 70H, register 02H = 70H

If the general register 00H contains the value 01H and the register 01H the value 70H, the statement "POPUI 02H,@00H" loads the value 70H into the destination general register 02H. The user stack pointer (the register 00H) is then incremented by one, changing its value from 01H to 02H.

PUSH — Push to Stack

PUSH src

Operation: $SP \leftarrow SP - 1$
 $@SP \leftarrow src$

A PUSH instruction decrements the stack pointer value and loads the contents of the source (src) into the location addressed by the decremented stack pointer. The operation then adds the new value to the top of the stack.

Flags: No flags are affected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>
	opc src	2	8 (internal clock) 8 (external clock)	70	R
			8 (internal clock) 8 (external clock)	71	IR

Examples: Given: Register 40H = 4FH, register 4FH = 0AAH, SPH = 00H, and SPL = 00H:

PUSH 40H \rightarrow Register 40H = 4FH, stack register 0FFH = 4FH,

SPH = 0FFH, SPL = 0FFH

PUSH @40H \rightarrow Register 40H = 4FH, register 4FH = 0AAH, stack register
0FFH = 0AAH, SPH = 0FFH, SPL = 0FFH

In the first example, if the stack pointer contains the value 0000H, and the general register 40H the value 4FH, the statement "PUSH 40H" decrements the stack pointer from 0000 to 0FFFFH. It then loads the contents of the register 40H into the location 0FFFFH and adds this new value to the top of the stack.

PUSHUD — Push User Stack (Decrementing)

PUSHUD dst,src

Operation: $IR \leftarrow IR - 1$
 $dst \leftarrow src$

This instruction is used to address user-defined stacks in the register file. PUSHUD decrements the user stack pointer and loads the contents of the source into the register addressed by the decremented stack pointer.

Flags: No flags are affected.

Format:

			Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
opc	dst	src	3	8	82	IR	R	

Example: Given: Register 00H = 03H, register 01H = 05H, and register 02H = 1AH:

PUSHUD @00H,01H → Register 00H = 02H, register 01H = 05H,
register 02H = 05H

If the user stack pointer (the register 00H, for example) contains the value 03H, the statement "PUSHUD @00H,01H" decrements the user stack pointer by one, leaving the value 02H. The 01H register value, 05H, is then loaded into the register addressed by the decremented user stack pointer.

PUSHUI — Push User Stack (Incrementing)

PUSHUI dst,src

This instruction is used for user-defined stacks in the register file. PUSHUI increments the user stack pointer and then loads the contents of the source into the register location addressed by the incremented user stack pointer.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr	Mode
				<u>dst</u>	<u>src</u>
opc	3	8	83	IR	R
dst					
src					

Example: Given: Register 00H = 03H, register 01H = 05H, and register 04H = 2AH;

PUSHUI @00H,01H → Register 00H = 04H, register 01H = 05H,
register 04H = 05H

If the user stack pointer (the register 00H, for example) contains the value 03H, the statement "PUSHUI @00H,01H" increments the user stack pointer by one, leaving the value 04H. The 01H register value, 05H, is then loaded into the location addressed by the incremented user stack pointer.

RCF — Reset Carry Flag

RCF RCF

Operation: $C \leftarrow 0$

The carry flag is cleared to logic zero, regardless of its previous value.

Flags: **C:** Cleared to "0".

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	CF

Example: Given: $C = "1"$ or $"0"$:

The instruction RCF clears the carry flag (C) to logic zero.

RET — Return

RET

Operation: $PC \leftarrow @SP$
 $SP \leftarrow SP + 2$

The RET instruction is normally used to return to the previously executed procedure at the end of the procedure entered by a CALL instruction. The contents of the location addressed by the stack pointer are popped into the program counter. The next statement to be executed is the one that is addressed by the new program counter value.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	10	AF

Example: Given: $SP = 00FCH$, $(SP) = 101AH$, and $PC = 1234$:

RET \rightarrow $PC = 101AH$, $SP = 00FEH$

The RET instruction pops the contents of the stack pointer location 00FCH (10H) into the high byte of the program counter. The stack pointer then pops the value in the location 00FEH (1AH) into the PC's low byte and the instruction at the location 101AH is executed. The stack pointer now points to the memory location 00FEH.


RL — Rotate Left

RL dst

Operation:

$$\begin{aligned} C &\leftarrow \text{dst}(7) \\ \text{dst}(0) &\leftarrow \text{dst}(7) \\ \text{dst}(n + 1) &\leftarrow \text{dst}(n), n = 0-6 \end{aligned}$$

The contents of the destination operand are rotated left one bit position. The initial value of bit 7 is moved to the bit zero (LSB) position and also replaces the carry flag, as shown in the figure below.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
opc	dst	2	4	90	R
			4	91	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H and register 02H = 17H:

RL 00H → Register 00H = 55H, C = "1"
 RL @01H → Register 01H = 02H, register 02H = 2EH, C = "0"


In the first example, if the general register 00H contains the value 0AAH (10101010B), the statement "RL 00H" rotates the 0AAH value left one bit position, leaving the new value 55H (01010101B) and setting the carry (C) and the overflow (V) flags.

RLC—Rotate Left through Carry

RLC dst

Operation: dst (0) \leftarrow C
 C \leftarrow dst (7)
 dst (n + 1) \leftarrow dst (n), n = 0–6

The contents of the destination operand with the carry flag are rotated left one bit position. The initial value of bit 7 replaces the carry flag (C), and the initial value of the carry flag replaces bit zero.



Flags: C: Set if the bit rotated from the most significant bit position (bit 7) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
	opc	dst			dst
			2	10	R
			4	11	IR

Examples: Given: Register 00H = 0AAH, register 01H = 02H, and register 02H = 17H, C = "0":

RLC 00H \rightarrow Register 00H = 54H, C = "1"
 RLC @01H \rightarrow Register 01H = 02H, register 02H = 2EH, C = "0"

In the first example, if the general register 00H has the value 0AAH (10101010B), the statement "RLC 00H" rotates 0AAH one bit position to the left. The initial value of bit 7 sets the carry flag and the initial value of the C flag replaces bit zero of the register 00H, leaving the value 55H (01010101B). The MSB of the register 00H resets the carry flag to "1" and sets the overflow flag.


RR — Rotate Right

RR dst

Operation:

$$\begin{aligned} C &\leftarrow \text{dst}(0) \\ \text{dst}(7) &\leftarrow \text{dst}(0) \\ \text{dst}(n) &\leftarrow \text{dst}(n + 1), n = 0-6 \end{aligned}$$

The contents of the destination operand are rotated right one bit position. The initial value of bit zero (LSB) is moved to bit 7 (MSB) and also replaces the carry flag (C).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
	opc dst	2	4	E0	<u>dst</u>
		4		E1	IR

Examples: Given: Register 00H = 31H, register 01H = 02H, and register 02H = 17H:

RR 00H → Register 00H = 98H, C = "1"
 RR @01H → Register 01H = 02H, register 02H = 8BH, C = "1"


In the first example, if the general register 00H contains the value 31H (00110001B), the statement "RR 00H" rotates this value one bit position to the right. The initial value of bit zero is moved to bit 7, leaving the new value 98H (10011000B) in the destination register. The initial bit zero also resets the C flag to "1" and the sign flag and the overflow flag are also set to "1".

RRC — Rotate Right through Carry

RRC dst

Operation: dst (7) \leftarrow C
 C \leftarrow dst (0)
 dst (n) \leftarrow dst (n + 1), n = 0–6

The contents of the destination operand and the carry flag are rotated right one bit position. The initial value of bit zero (LSB) replaces the carry flag, and the initial value of the carry flag replaces bit 7 (MSB).



Flags: C: Set if the bit rotated from the least significant bit position (bit zero) was "1".

Z: Set if the result is "0" cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the sign of the destination is changed during the rotation; cleared otherwise.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
	opc	dst			dst
			2	C0	R
			4	C1	IR

Examples: Given: Register 00H = 55H, register 01H = 02H, register 02H = 17H, and C = "0":

RRC 00H \rightarrow Register 00H = 2AH, C = "1"
 @01H \rightarrow Register 01H = 02H, register 02H = 0BH, C = "1"

In the first example, if the general register 00H contains the value 55H (01010101B), the statement "RRC 00H" rotates this value one bit position to the right. The initial value of bit zero ("1") replaces the carry flag and the initial value of the C flag ("1") replaces bit 7. This leaves the new value 2AH (00101010B) in the destination register 00H. The sign flag and the overflow flag are both cleared to "0".

SB0 — Select Bank 0

SB0

Operation: BANK \leftarrow 0

The SB0 instruction clears the bank address flag in the FLAGS register (FLAGS.0) to logic zero, selecting the bank 0 register addressing in the set 1 area of the register file.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	4F

Example: The statement **SB0** clears FLAGS.0 to "0", selecting the bank 0 register addressing.

SB1 — Select Bank 1

SB1

Operation: BANK \leftarrow 1

The SB1 instruction sets the bank address flag in the FLAGS register (FLAGS.0) to logic one, selecting the bank 1 register addressing in the set 1 area of the register file.

NOTE: Bank 1 is not implemented in some KS88-series microcontrollers.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	5F

Example: The statement **SB1** sets FLAGS.0 to “1”, selectin the bank 1 register addressing (if bank 1 is implemented in the microcontrooler’s internla register file).

SBC — Subtract with Carry

SBC dst,src

Operation: $dst \leftarrow dst - src - c$

The source operand, along with the current value of the carry flag, is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected.

Subtraction is performed by adding the two's-complement of the source operand to the destination operand. In multiple precision arithmetic, this instruction permits the carry ("borrow") from the subtraction of the low-order operands to be subtracted from the subtraction of high-order operands.

Flags:

- C:** Set if a borrow occurred ($src > dst$); cleared otherwise.
- Z:** Set if the result is "0"; cleared otherwise.
- S:** Set if the result is negative; cleared otherwise.
- V:** Set if arithmetic overflow occurred, that is, if the operands were of opposite sign and the sign of the result is the same as the sign of the source; cleared otherwise.
- D:** Always set to "1".
- H:** Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise, indicating a "borrow"

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode			
			<u>dst</u>	<u>src</u>			
<table border="1"> <tr> <td>opc</td> <td>dst src</td> </tr> </table>	opc	dst src	2	4	32	r r	
opc	dst src						
		6	33	r lr			
<table border="1"> <tr> <td>opc</td> <td>src</td> <td>dst</td> </tr> </table>	opc	src	dst	3	6	34	R R
opc	src	dst					
		6	35	R IR			
<table border="1"> <tr> <td>opc</td> <td>dst</td> <td>src</td> </tr> </table>	opc	dst	src	3	6	36	R IM
opc	dst	src					

Examples: Given: R1 = 10H, R2 = 03H, C = "1", register 01H = 20H, register 02H = 03H, and register 03H = 0AH:

SBC R1,R2	→	R1 = 0CH, R2 = 03H
SBC R1,@R2	→	R1 = 05H, R2 = 03H, register 03H = 0AH
SBC 01H,02H	→	Register 01H = 1CH, register 02H = 03H
SBC 01H,@02H	→	Register 01H = 15H, register 02H = 03H, register 03H = 0AH
SBC 01H,#8AH	→	Register 01H = 95H; C, S, and V = "1"

In the first example, if the working register R1 contains the value 10H and the register R2 the value 03H, the statement "SBC R1,R2" subtracts the source value (03H) and the C flag value ("1") from the destination (10H) and then stores the result (0CH) in the register R1.

SCF — Set Carry Flag

SCF

Operation: $C \leftarrow 1$

The carry flag (C) is set to logic one, regardless of its previous value.

Flags: C: Set to "1".

No other flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4	DF


Example: The statement **SCF** sets the carry flag to "1".

SRA — Shift Right Arithmetic

SRA dst

Operation: dst (7) \leftarrow dst (7)
 C \leftarrow dst (0)
 dst (n) \leftarrow dst (n + 1), n = 0–6

An arithmetic shift-right of one bit position is performed on the destination operand. Bit zero (the LSB) replaces the carry flag. The value of bit 7 (the sign bit) is unchanged and is shifted into the bit position 6.



- Flags:**
- C:** Set if the bit shifted from the LSB position (bit zero) was "1".
 - Z:** Set if the result is "0"; cleared otherwise.
 - S:** Set if the result is negative; cleared otherwise.
 - V:** Always cleared to "0".
 - D:** Unaffected.
 - H:** Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
opc	dst	2	4	D0	R
			4	D1	IR

Examples: Given: Register 00H = 9AH, register 02H = 03H, register 03H = 0BCH, and C = "1":

SRA	00H	\rightarrow	Register 00H = 0CD, C = "0"
SRA	@02H	\rightarrow	Register 02H = 03H, register 03H = 0DEH, C = "0"

In the first example, if the general register 00H contains the value 9AH (10011010B), the statement "SRA 00H" shifts the bit values in the register 00H right one bit position. Bit zero ("0") clears the C flag and bit 7 ("1") is then shifted into the bit 6 position (bit 7 remains unchanged). This leaves the value 0CDH (11001101B) in the destination register 00H.

SRP/SRP0/SRP1 — Set Register Pointer

SRP src

SRP0 src

SRP1 src

Operation: If src (1) = 1 and src (0) = 0 then: RP0 (3–7) ← src (3–7)
 If src (1) = 0 and src (0) = 1 then: RP1 (3–7) ← src (3–7)
 If src (1) = 0 and src (0) = 0 then: RP0 (4–7) ← src (4–7),
 RP0 (3) ← 0
 RP1 (4–7) ← src (4–7),
 RP1 (3) ← 1

The source data bits one and zero (LSB) determine whether to write one or both of the register pointers, RP0 and RP1. Bits 3–7 of the selected register pointer are written unless both register pointers are selected. RP0.3 is then cleared to logic zero and RP1.3 is set to logic one.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
opc src	2	4	31	<u>src</u> IM

Examples: The statement **SRP #40H** sets the register pointer 0 (RP0) at the location 0D6H to 40H and the register pointer 1 (RP1) at the location 0D7H to 48 H.

The statement "SRP0 #50H" would set RP0 to 50H, and the statement "SRP1 #68H" would set RP1 to 68H.

NOTE: Before execute the STOP instruction, You must set the STPCON register as "10100101b". Otherwise the STOP instruction will not execute.

STOP – Stop Operation

STOP

Operation: The STOP instruction stops both the CPU clock and system clock and causes the microcontroller to enter Stop mode. During Stop mode, the contents of on-chip CPU registers, peripheral registers, and I/O port control and data registers are retained. Stop mode can be released by an external reset operation or by external interrupts. For the reset operation, the RESET pin must be held to Low level until the required oscillation stabilization interval has elapsed.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src
opc	1	4	7F	—	—	—

Example: The statement **STOP** halts all microcontroller operations.

SUB — Subtract

SUB dst,src

Operation: $dst \leftarrow dst - src$

The source operand is subtracted from the destination operand and the result is stored in the destination. The contents of the source are unaffected. Subtraction is performed by adding the two's complement of the source operand to the destination operand.

Flags: C: Set if a "borrow" occurred; cleared otherwise.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result is negative; cleared otherwise.

V: Set if arithmetic overflow occurred, that is, if the operands were of opposite signs and the sign of the result is of the same as the sign of the source operand; cleared otherwise.

D: Always set to "1".

H: Cleared if there is a carry from the most significant bit of the low-order four bits of the result; set otherwise indicating a "borrow".

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode
				<u>dst</u> <u>src</u>
opc dst src	2	4	22	r r
		6	23	r lr
opc src dst	3	6	24	R R
		6	25	R IR
opc dst src	3	6	26	R IM

Examples: Given: R1 = 12H, R2 = 03H, register 01H = 21H, register 02H = 03H, register 03H = 0AH:

SUB	R1,R2	→	R1 = 0FH, R2 = 03H
SUB	R1,@R2	→	R1 = 08H, R2 = 03H
SUB	01H,02H	→	Register 01H = 1EH, register 02H = 03H
SUB	01H,@02H	→	Register 01H = 17H, register 02H = 03H
SUB	01H,#90H	→	Register 01H = 91H; C, S, and V = "1"
SUB	01H,#65H	→	Register 01H = 0BCH; C and S = "1", V = "0"


In the first example, if the working register R1 contains the value 12H and if the register R2 contains the value 03H, the statement "SUB R1,R2" subtracts the source value (03H) from the destination value (12H) and stores the result (0FH) in the destination register R1.

SWAP – Swap Nibbles

SWAP dst

Operation: dst (0 – 3) \leftrightarrow dst (4 – 7)

The contents of the lower four bits and the upper four bits of the destination operand are swapped.



Flags: C: Undefined.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Undefined.

D: Unaffected.

H: Unaffected.

Format:

		Bytes	Cycles	Opcode (Hex)	Addr Mode
	opc dst	2	4	F0	R
			4	F1	IR

Examples: Given: Register 00H = 3EH, register 02H = 03H, and register 03H = 0A4H:

SWAP 00H \rightarrow Register 00H = 0E3H
 SWAP @02H \rightarrow Register 02H = 03H, register 03H = 4AH

In the first example, if the general register 00H contains the value 3EH (00111110B), the statement "SWAP 00H" swaps the lower and the upper four bits (nibbles) in the 00H register, leaving the value 0E3H (11100011B).

TCM — Test Complement under Mask

TCM dst,src

Operation: (NOT dst) AND src

This instruction tests selected bits in the destination operand for a logic one value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask). The TCM statement complements the destination operand, which is then ANDed with the source mask. The zero (Z) flag can then be checked to determine the result. The destination and the source operands are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always cleared to "0".

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src			
<table border="1"> <tr> <td>opc</td> <td>dst src</td> </tr> </table>	opc	dst src	2	4	62	r	r		
opc	dst src								
6	63	r	lr						
<table border="1"> <tr> <td>opc</td> <td>src</td> <td>dst</td> </tr> </table>	opc	src	dst	3	6	64	R	R	
opc	src	dst							
6	65	R	IR						
<table border="1"> <tr> <td>opc</td> <td>dst</td> <td>src</td> </tr> </table>	opc	dst	src	3	6	66	R	IM	
opc	dst	src							

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 12H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TCM	R0,R1	→	R0 = 0C7H, R1 = 02H, Z = "1"
TCM	R0,@R1	→	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TCM	00H,01H	→	Register 00H = 2BH, register 01H = 02H, Z = "1"
TCM	00H,@01H	→	Register 00H = 2BH, register 01H = 02H, register 02H = 23H, Z = "1"
TCM	00H,#34	→	Register 00H = 2BH, Z = "0"

In the first example, if the working register R0 contains the value 0C7H (11000111B) and the register R1 the value 02H (00000010B), the statement "TCM R0,R1" tests bit one in the destination register for a "1" value. Because the mask value corresponds to the test bit, the Z flag is set to logic one and can be tested to determine the result of the TCM operation.

TM — Test under Mask

TM dst,src

Operation: dst AND src

This instruction tests selected bits in the destination operand for a logic zero value. The bits to be tested are specified by setting a "1" bit in the corresponding position of the source operand (mask), which is ANDed with the destination operand. The zero (Z) flag can then be checked to determine the result. The destination and the source operands are unaffected.

Flags: C: Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode <u>dst</u>	<u>src</u>			
<table border="1"> <tr> <td>opc</td> <td>dst src</td> </tr> </table>	opc	dst src	2	4	72	r	r	
opc	dst src							
	6	73	r	lr				
<table border="1"> <tr> <td>opc</td> <td>src</td> <td>dst</td> </tr> </table>	opc	src	dst	3	6	74	R	R
opc	src	dst						
	6	75	R	IR				
<table border="1"> <tr> <td>opc</td> <td>dst</td> <td>src</td> </tr> </table>	opc	dst	src	3	6	76	R	IM
opc	dst	src						

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

TM	R0,R1	→	R0 = 0C7H, R1 = 02H, Z = "0"
TM	R0,@R1	→	R0 = 0C7H, R1 = 02H, register 02H = 23H, Z = "0"
TM	00H,01H	→	Register 00H = 2BH, register 01H = 02H, Z = "0"
TM	00H,@01H	→	Register 00H = 2BH, register 01H = 02H, register 02H = 23H, Z = "0"
TM	00H,#54H	→	Register 00H = 2BH, Z = "1"

In the first example, if the working register R0 contains the value 0C7H (11000111B) and the register R1 the value 02H (00000010B), the statement "TM R0,R1" tests bit one in the destination register for a "0" value. Because the mask value does not match the test bit, the Z flag is cleared to logic zero and can be tested to determine the result of the TM operation.

WFI — Wait for Interrupt

WFI


Operation: The CPU is effectively halted before an interrupt occurs, except that DMA transfers can still take place during this wait state. The WFI status can be released by an internal interrupt, including a fast interrupt.

Flags: No flags are affected.

Format:

	Bytes	Cycles	Opcode (Hex)
opc	1	4n	3F (n = 1, 2, 3, ...)

Example: The following sample program structure shows the sequence of operations that follow a "WFI" statement:



XOR — Logical Exclusive OR

XOR dst,src

Operation: $dst \leftarrow dst \text{ XOR } src$

The source operand is logically exclusive-ORed with the destination operand and the result is stored in the destination. The exclusive-OR operation results in a "1" bit being stored whenever the corresponding bits in the operands are different. Otherwise, a "0" bit is stored.

Flags: **C:** Unaffected.

Z: Set if the result is "0"; cleared otherwise.

S: Set if the result bit 7 is set; cleared otherwise.

V: Always reset to "0".

D: Unaffected.

H: Unaffected.

Format:

	Bytes	Cycles	Opcode (Hex)	Addr Mode	dst	src			
<table border="1"> <tr> <td>opc</td> <td>dst src</td> </tr> </table>	opc	dst src	2	4	B2	r	r		
opc	dst src								
6	B3	r		lr					
<table border="1"> <tr> <td>opc</td> <td>src</td> <td>dst</td> </tr> </table>	opc	src	dst	3	6	B4	R	R	
opc	src	dst							
6	B5	R		IR					
<table border="1"> <tr> <td>opc</td> <td>dst</td> <td>src</td> </tr> </table>	opc	dst	src	3	6	B6	R		IM
opc	dst	src							

Examples: Given: R0 = 0C7H, R1 = 02H, R2 = 18H, register 00H = 2BH, register 01H = 02H, and register 02H = 23H:

XOR	R0,R1	→	R0 = 0C5H, R1 = 02H
XOR	R0,@R1	→	R0 = 0E4H, R1 = 02H, register 02H = 23H
XOR	00H,01H	→	Register 00H = 29H, register 01H = 02H
XOR	00H,@01H	→	Register 00H = 08H, register 01H = 02H, register 02H = 23H
XOR	00H,#54H	→	Register 00H = 7FH

In the first example, if the working register R0 contains the value 0C7H and if the register R1 contains the value 02H, the statement "XOR R0,R1" logically exclusive-ORs the R1 value with the R0 value and stores the result (0C5H) in the destination register R0.

7 CLOCK CIRCUIT

OVERVIEW

The S3C8235B/F8235B microcontroller has two oscillator circuits: a main clock and a sub clock circuit. The CPU and peripheral hardware operate on the system clock frequency supplied through these circuits. The maximum CPU clock frequency of S3C8235B/F8235B is determined by CLKCON register settings.

SYSTEM CLOCK CIRCUIT

The system clock circuit has the following components:

- External crystal, ceramic resonator, RC oscillation source, or an external clock source
- Oscillator stop and wake-up functions
- Programmable frequency divider for the CPU clock (f_{xx} divided by 1, 2, 8, or 16)
- System clock control register, CLKCON
- Oscillator control register, OSCCON and STOP control register, STPCON

CPU Clock Notation

In this document, the following notation is used for descriptions of the CPU clock;

f_x : main clock

f_{xt} : sub clock

f_{xx} : selected system clock

MAIN OSCILLATOR CIRCUITS




Figure 7-1. Crystal/Ceramic Oscillator (fx)

SUB OSCILLATOR CIRCUITS




Figure 7-4. Crystal/Ceramic Oscillator (fxt)




Figure 7-2. External Oscillator (fx)




Figure 7-5. External Oscillator (fxt)




Figure 7-3. RC Oscillator (fx)

CLOCK STATUS DURING POWER-DOWN MODES

The two power-down modes, Stop mode and Idle mode, affect the system clock as follows:

- In Stop mode, the main oscillator is halted. Stop mode is released, and the oscillator started, by a reset operation or an external interrupt (with RC delay noise filter).
- In Idle mode, the internal clock signal is gated to the CPU, but not to interrupt structure, timers and timer/counters. Idle mode is released by a reset or by an external or internal interrupt.




Figure 7-3. System Clock Circuit Diagram

SYSTEM CLOCK CONTROL REGISTER (CLKCON)

The system clock control register, CLKCON, is located in the bank 0 of set 1, address D4H. It is read/write addressable and has the following functions:

- Oscillator frequency divide-by value

After the main oscillator is activated, and the fxx/16 (the slowest clock speed) is selected as the CPU clock. If necessary, you can then increase the CPU clock speed to fxx/8, fxx/2, or fxx/1.




Figure 7-7. System Clock Control Register (CLKCON)

OSCILLATOR CONTROL REGISTER (OSCCON)

The oscillator control register, OSCCON, is located in set 1, bank 0, at address F3H. It is read/write addressable and has the following functions:

- System clock selection
- Main oscillator control
- Sub oscillator control

OSCCON.0 register settings select Main clock or Sub clock as system clock.

After a reset, Main clock is selected for system clock because the reset value of OSCCON.0 is "0".

The main oscillator can be stopped or run by setting OSCCON.3.

The sub oscillator can be stopped or run by setting OSCCON.2.




Figure 7-8. Oscillator Control Register (OSCCON)

SWITCHING THE CPU CLOCK

Data loading in the oscillator control register, OSCCON, determine whether a main or a sub clock is selected as the CPU clock, and also how this frequency is to be divided by setting CLKCON. This makes it possible to switch dynamically between main and sub clocks and to modify operating frequencies.

OSCCON.0 select the main clock (fx) or the sub clock (fxt) for the CPU clock. OSCCON .3 start or stop main clock oscillation, and OSCCON.2 start or stop sub clock oscillation. CLKCON.4–.3 control the frequency divider circuit, and divide the selected fxx clock by 1, 2, 8, 16.

For example, you are using the default CPU clock (normal operating mode and a main clock of fx/16) and you want to switch from the fx clock to a sub clock and to stop the main clock. To do this, you need to set CLKCON.4-3 to "11", OSCCON.0 to "1", and OSCCON.3 to "1" simultaneously. This switches the clock from fx to fxt and stops main clock oscillation.

The following steps must be taken to switch from a sub clock to the main clock: first, set OSCCON.3 to "0" to enable main clock oscillation. Then, after a certain number of machine cycles has elapsed, select the main clock by setting OSCCON.0 to "0".

PROGRAMMING TIP — Switching the CPU clock

1. This example shows how to change from the main clock to the sub clock:

MA2SUB	LD	OSCCON,#01H	;	Switches to the sub clock
			;	Stop the main clock oscillation
RET				

2. This example shows how to change from sub clock to main clock:

SUB2MA	AND	OSCCON,#07H	;	Start the main clock oscillation
	CALL	DLY16	;	Delay 16 ms
	AND	OSCCON,#06H	;	Switch to the main clock
	RET			
DLY16	SRP	#0C0H		
	LD	R0,#20H		
DEL	NOP			
	DJNZ	R0,DEL		
	RET			




Figure 7-9. STOP Control Register (STPCON)

8

RESET and POWER-DOWN

SYSTEM RESET

OVERVIEW

During a power-on reset, the voltage at V_{DD} goes to High level and the nRESET pin is forced to Low level. The nRESET signal is input through a Schmitt trigger circuit where it is then synchronized with the CPU clock. This procedure brings S3C8235B/F8235B into a known operating status.

To allow time for internal CPU clock oscillation to stabilize, the nRESET pin must be held to Low level for a minimum time interval after the power supply comes within tolerance. The minimum required oscillation stabilization time for a reset operation is 1 millisecond.

Whenever a reset occurs during normal operation (that is, when both V_{DD} and nRESET are High level), the nRESET pin is forced Low and the reset operation starts. All system and peripheral control registers are then reset to their default hardware values.

In summary, the following sequence of events occurs during a reset operation:

- Interrupt is disabled.
- The watchdog function (basic timer) is enabled.
- Ports 0-4 are set to input mode.
- Peripheral control and data registers are disabled and reset to their default hardware values.
- The program counter (PC) is loaded with the program reset address in the ROM, 0100H.
- When the programmed oscillation stabilization time interval has elapsed, the instruction stored in ROM location 0100H (and 0101H) is fetched and executed.

NORMAL MODE RESET OPERATION

In normal (masked ROM) mode, the Test pin is tied to V_{SS} . A reset enables access to the 16-Kbyte on-chip ROM. (The external interface is not automatically configured).

NOTE

To program the duration of the oscillation stabilization interval, you make the appropriate settings to the basic timer control register, BTCN, *before* entering Stop mode. Also, if you do not want to use the basic timer watchdog function (which causes a system reset if a basic timer counter overflow occurs), you can disable it by writing '1010B' to the upper nibble of BTCN.

HARDWARE RESET VALUES

Table 8-1, 8-2, 8-3 list the reset values for CPU and system registers, peripheral control registers, and peripheral data registers following a reset operation. The following notation is used to represent reset values:

- A "1" or a "0" shows the reset bit value as logic one or logic zero, respectively.
- An "x" means that the bit value is undefined after a reset.
- A dash ("—") means that the bit is either not used or not mapped, but read 0 is the bit value.

Table 8-1. S3C8235B/F8235B Set 1 Register Values after RESET

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
LCD control register	LCON	208	D0H	0	0	0	—	0	0	0	0
LCD mode register	LMOD	209	D1H	0	0	0	0	0	0	0	0
Location D2H is not mapped											
Basic timer control register	BTCON	211	D3H	0	0	0	0	0	0	0	0
Clock Control register	CLKCON	212	D4H	—	—	—	0	0	—	—	—
System flags register	FLAGS	213	D5H	x	x	x	x	x	x	0	0
Register pointer 0	RP0	214	D6H	1	1	0	0	0	—	—	—
Register pointer 1	RP1	215	D7H	1	1	0	0	1	—	—	—
Stack pointer (high byte)	SPH	216	D8H	x	x	x	x	x	x	x	x
Stack pointer (low byte)	SPL	217	D9H	x	x	x	x	x	x	x	x
Instruction pointer (high byte)	IPH	218	DAH	x	x	x	x	x	x	x	x
Instruction pointer (low byte)	IPL	219	DBH	x	x	x	x	x	x	x	x
Interrupt request register	IRQ	220	DCH	0	0	0	0	0	0	0	0
Interrupt mask register	IMR	221	DDH	x	x	x	x	x	x	x	x
System mode register	SYM	222	DEH	0	—	—	x	x	x	0	0
Register page pointer	PP	223	DFH	0	0	0	0	0	0	0	0

Table 8-2. S3C8235B/F8235B Set 1, Bank 0 Register Values after RESET

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 0 Data Register	P0	224	E0H	0	0	0	0	0	0	0	0
Port 1 Data Register	P1	225	E1H	0	0	0	0	0	0	0	0
Port 2 Data Register	P2	226	E2H	0	0	0	0	0	0	0	0
Port 3 Data Register	P3	227	E3H	-	-	-	-	0	0	0	0
Port 4 Data Register	P4	228	E4H	-	-	-	-	0	0	0	0
Port 0 interrupt control register	P0INT	229	E5H	0	0	0	0	0	0	0	0
Port 0 interrupt pending register	P0PND	230	E6H	0	0	0	0	0	0	0	0
Port 3 interrupt control register	P3INT	231	E7H	0	0	0	0	0	0	0	0
Port 3 interrupt pending register	P3PND	232	E8H	-	-	-	-	0	0	0	0
Timer A/1 interrupt pending register	TINTPND	233	E9H	-	-	-	-	0	0	0	0
Timer A control register	TACON	234	EAH	0	0	0	0	0	0	0	-
Timer A counter register	TACNT	235	EBH	0	0	0	0	0	0	0	0
Timer A data register	TADATA	236	ECH	1	1	1	1	1	1	1	1
Timer B control register	TBCON	237	EDH	0	0	0	0	0	0	0	0
Timer B data register(high byte)	TBDATAH	238	EEH	1	1	1	1	1	1	1	1
Timer B data register(low byte)	TBDATAL	239	EFH	1	1	1	1	1	1	1	1
Key strobe data register	KSDATA	240	F0H	-	-	-	-	0	0	0	0
Voltage level detector control register	VLDCON	241	F1H	-	-	-	-	0	0	0	0
Watch timer control register	WTCON	242	F2H	0	0	0	0	0	0	0	0
Oscillator control register	OSCCON	243	F3H	-	-	-	-	0	0	-	0
STOP control register	STPCON	244	F4H	0	0	0	0	0	0	0	0
Pattern generation control register	PGCON	245	F5H	-	-	-	-	0	0	0	0
Pattern generation data register	PGDATA	246	F6H	0	0	0	0	0	0	0	0
AD converter control register	ADCON	247	F7H	-	0	0	0	0	0	0	0
AD converter data register(high byte)	ADDATAH	248	F8H	x	x	x	x	x	x	x	x
AD converter data register(low byte)	ADDATAL	249	F9H	-	-	-	-	-	-	x	x
AD interrupt register	ADINT	250	FAH	-	-	-	-	-	-	-	0
Carrier on/off control signal	REMCON	251	FBH	-	-	-	-	-	-	-	0
Location FCH is not mapped.											
Basic timer data register	BTCNT	253	FDH	0	0	0	0	0	0	0	0
Location FEH is not mapped.											
Interrupt priority register	IPR	255	FFH	x	x	x	x	x	x	x	x

Table 8-3. S3C8235B/F8235B Set 1, Bank 1 Register Values after RESET

Register Name	Mnemonic	Address		Bit Values After RESET							
		Dec	Hex	7	6	5	4	3	2	1	0
Port 0 control High register	P0CONH	224	E0H	0	0	0	0	0	0	0	0
Port 0 control Low register	P0CONL	225	E1H	0	0	0	0	0	0	0	0
Location E2H is not mapped.											
Port 1 pull-up control register	P1PUR	227	E3H	0	0	0	0	0	0	0	0
Port 1 control High register	P1CONH	228	E4H	0	0	0	0	0	0	0	0
Port 1 control Low register	P1CONL	229	E5H	0	0	0	0	0	0	0	0
Port 2 control High register	P2CONH	230	E6H	0	0	0	0	0	0	0	0
Port 2 control Low register	P2CONL	231	E7H	0	0	0	0	0	0	0	0
Port 3 control register	P3CON	232	E8H	0	0	0	0	0	0	0	0
Location E9H is not mapped.											
Port 4 control register	P4CON	234	EAH	0	0	0	0	0	0	0	0
Key strobe control register	KSCON	235	EBH	0	-	-	0	0	0	0	0
Locations ECH – F0H are not mapped.											
Timer 1 control register	T1CON	241	F1H	0	0	0	0	0	0	0	0
Timer 1 counter register(high byte)	T1CNTH	242	F2H	0	0	0	0	0	0	0	0
Timer 1 counter register(low byte)	T1CNTL	243	F3H	0	0	0	0	0	0	0	0
Timer 1 data register 1(high byte)	T1DATA1H	244	F4H	1	1	1	1	1	1	1	1
Timer 1 data register 1(low byte)	T1DATA1L	245	F5H	1	1	1	1	1	1	1	1
Timer 1 data register 2(high byte)	T1DATA2H	246	F6H	1	1	1	1	1	1	1	1
Timer 1 data register 2(low byte)	T1DATA2L	247	F7H	1	1	1	1	1	1	1	1
Timer 1 prescaler	T1PS	248	F8H	0	0	0	0	0	0	0	0
Locations F9H – FFH are not mapped.											

POWER-DOWN MODES

STOP MODE

Stop mode is invoked by the instruction STOP (opcode 7FH). In Stop mode, the operation of the CPU and all peripherals is halted. That is, the on-chip main oscillator stops and the supply current is reduced to less than 3 μ A. All system functions stop when the clock "freezes," but data stored in the internal register file is retained. Stop mode can be released in one of two ways: by a reset or by interrupts.

NOTE

Do not use stop mode if you are using an external clock source because X_{IN} input must be restricted internally to V_{SS} to reduce current leakage.

Using nRESET to Release Stop Mode

Stop mode is released when the nRESET signal is released and returns to high level: all system and peripheral control registers are reset to their default hardware values and the contents of all data registers are retained. A reset operation automatically selects a slow clock (1/16) because CLKCON.3 and CLKCON.4 are cleared to '00B'. After the programmed oscillation stabilization interval has elapsed, the CPU starts the system initialization routine by fetching the program instruction stored in ROM location 0100H.

Using an External Interrupt to Release Stop Mode

External interrupts with an RC-delay noise filter circuit can be used to release Stop mode. Which interrupt you can use to release Stop mode in a given situation depends on the microcontroller's current internal operating mode. The external interrupts in the S3C8235B/F8235B interrupt structure that can be used to release Stop mode are:

- External interrupts P0.0-P0.7 (INT0-NT7)

Please note the following conditions for Stop mode release:

- If you release Stop mode using an external interrupt, the current values in system and peripheral control registers are unchanged except STPCON register.
- If you use an external interrupt for Stop mode release, you can also program the duration of the oscillation stabilization interval. To do this, you must make the appropriate control and clock settings *before* entering Stop mode.
- When the Stop mode is released by external interrupt, the CLKCON.4 and CLKCON.3 bit-pair setting remains unchanged and the currently selected clock value is used.
- The external interrupt is serviced when the Stop mode release occurs. Following the IRET from the service routine, the instruction immediately following the one that initiated Stop mode is executed.

How to Enter into Stop Mode

Handling STPCON register then writing Stop instruction (keep the order).

LD	STPCON, #10100101B
STOP	
NOP	
NOP	
NOP	

IDLE MODE

Idle mode is invoked by the instruction IDLE (opcode 6FH). In idle mode, CPU operations are halted while some peripherals remain active. During idle mode, the internal clock signal is gated away from the CPU, but all peripherals timers remain active. Port pins retain the mode (input or output) they had at the time idle mode was entered.

There are two ways to release idle mode:

1. Execute a reset. All system and peripheral control registers are reset to their default values and the contents of all data registers are retained. The reset automatically selects the slow clock fxx/16 because CLKCON.4 and CLKCON.3 are cleared to '00B'. If interrupts are masked, a reset is the only way to release idle mode.
2. Activate any enabled interrupt, causing idle mode to be released. When you use an interrupt to release idle mode, the CLKCON.4 and CLKCON.3 register values remain unchanged, and the currently selected clock value is used. The interrupt is then serviced. When the return-from-interrupt (IRET) occurs, the instruction immediately following the one that initiated idle mode is executed.

9 I/O PORTS

OVERVIEW

The S3C8235B/F8235B microcontroller has five bit-programmable I/O ports, P0-P4. The port 3 and port 4 are 4-bit ports and the others are 8-bit ports. This gives a total of 32 I/O pins. Each port can be flexibly configured to meet application design requirements. The CPU accesses ports by directly writing or reading port registers. No special I/O instructions are required.

Table 9-1 gives you a general overview of the S3C8235B/F8235B I/O port functions.

Table 9-1. S3C8235B/F8235B Port Configuration Overview

Port	Configuration Options
0	1-bit programmable I/O port. Schmitt trigger input or push-pull output mode selected by software; software assignable pull-up. P0.0-P0.7 can be used as inputs for external interrupts INT0-INT7 (with noise filter and interrupt control).
1	1-bit programmable I/O port. Normal input, AD input and output mode selected by software; for P1.0-P1.3, push-pull or open-drain output mode can be selected by software; software assignable pull-up. Alternatively P1.4-P1.7 can be used as PG0-PG3 or COM7-COM4.
2	1-bit programmable I/O port. Normal input, open-drain and push-pull output with software assignable pull-up. Alternatively P2.0-P2.7 can be used as SEG12-SEG19 or KSTR1-KSTR8.
3	1-bit programmable I/O port. Push-pull output and schmitt trigger input with mode selected by software. P3.0-P3.3 can alternately be used as KIN0-KIN3 or TAPWM, TAYOUT, TACK, TACAP and BUZ.
4	1-bit programmable I/O port. Push-pull output and normal input mode with software assignable pull-up. Alternatively P4 can be used as PG4-PG7, SEG20-SEG23, or KSTR9-KSTR12.

PORT DATA REGISTERS

Table 9-2 gives you an overview of the register locations of all five S3C8235B/F8235B I/O port data registers. Data registers for ports 0, 1, 2, 3, and 4 have the general format shown in Figure 9-1.

Table 9-2. Port Data Register Summary

Register Name	Mnemonic	Decimal	Hex	Location	R/W
Port 0 data register	P0	224	E0H	Set 1, Bank 0	R/W
Port 1 data register	P1	225	E1H	Set 1, Bank 0	R/W
Port 2 data register	P2	226	E2H	Set 1, Bank 0	R/W
Port 3 data register	P3	227	E3H	Set 1, Bank 0	R/W
Port 4 data register	P4	228	E4H	Set 1, Bank 0	R/W

PORT 0

Port 0 is an 8-bit I/O Port that you can use two ways:

- General-purpose I/O
- External interrupt inputs for INT0-INT7
- Alternative function

Port 0 is accessed directly by writing or reading the port 0 data register, P0 at location E0H in set 1, bank 0.

Port 0 Control Register (P0CONH, P0CONL)

Port 0 pins are configured individually by bit-pair settings in two control registers located in set 1, bank 1: P0CONL (low byte, E1H) and P0CONH (high byte, E0H).

When you select output mode, a push-pull circuit is configured. In input mode, three different selections are available:

- Schmitt trigger input with interrupt generation on falling signal edges.
- Schmitt trigger input with timer 1 capture signal.
- Schmitt trigger input with interrupt generation on falling/rising signal edges.

Port 0 Interrupt Enable and Pending Registers (P0INT, P0PND)

To process external interrupts at the port 0 pins, two additional control registers are provided: the port 0 interrupt enable register P0INT (E5H, set 1, bank 0) and the port 0 interrupt pending register P0PND (E6H, set 1, bank 0).

The port 0 interrupt pending register P0PND lets you check for interrupt pending conditions and clear the pending condition when the interrupt service routine has been initiated. The application program detects interrupt requests by polling the P0PND register at regular intervals.

When the interrupt enable bit of any port 0 pin is “1”, a rising or falling signal edge at that pin will generate an interrupt request. The corresponding P0PND bit is then automatically set to “1” and the IRQ level goes low to signal the CPU that an interrupt request is waiting. When the CPU acknowledges the interrupt request, application software must clear the pending condition by writing a “0” to the corresponding P0PND bit.

Port 0 Control Register, High Byte (P0CONH) E0H, Set 1, Bank 1, R/W								
MSB	.7	.6	.5	.4	.3	.2	.1 .0	LSB
	P0.7		P0.6		P0.5		P0.4	
	INT7/T1CAP	INT6/T1CK	INT5/T1OUT	INT4/TBPWM				
	.7 .6 bit/P0.7/T1CAP/INT7							
00	Input mode (T1CAP input-rising start); interrupt on both edge							
01	Input mode, pull-up; interrupt on falling edge							
10	Push-pull output							
11	Input mode (T1CAP input-falling start)							
	.5 .4 bit/P0.6/T1CK/INT6							
00	Input mode (T1CK input); interrupt on both edge							
01	Input mode, pull-up (T1CK input); interrupt on falling edge							
10	Push-pull output							
11	Push-pull output							
	.3 .2 bit/P0.5/T1OUT/INT5							
00	Input mode; interrupt on both edge							
01	Input mode, pull-up; interrupt on falling edge							
10	Push-pull output							
11	Alternative function (T1OUT)							
	.1 .0 bit/P0.4/TBPWM/INT4							
00	Input mode; interrupt on both edge							
01	Input mode, pull-up; interrupt on falling edge							
10	Push-pull output							
11	Alternative function (TBPWM)							

Figure 9-1. Port 0 High-Byte Control Register (P0CONH)

Port 0 Control Register, Low Byte (P0CONL)
E1H, Set 1, Bank 1, R/W

MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB									
	P0.3 INT3		P0.2 INT2		P0.1 INT1		P0.0 INT0											
<hr/>																		
.7 .6 bit/P0.3/INT3																		
00	Input mode; interrupt on rising edge																	
01	Input mode, pull-up; interrupt on falling edge																	
10	Input mode; interrupt on both edge																	
11	Push-pull output																	
<hr/>																		
.5 .4 bit/P0.2/INT2																		
00	Input mode; interrupt on rising edge																	
01	Input mode, pull-up; interrupt on falling edge																	
10	Input mode; interrupt on both edge																	
11	Push-pull output																	
<hr/>																		
.3 .2 bit/P0.1/INT1																		
00	Input mode; interrupt on rising edge																	
01	Input mode, pull-up; interrupt on falling edge																	
10	Input mode; interrupt on both edge																	
11	Push-pull output																	
<hr/>																		
.1 .0 bit/P0.0/INT0																		
00	Input mode; interrupt on rising edge																	
01	Input mode, pull-up; interrupt on falling edge																	
10	Input mode; interrupt on both edge																	
11	Push-pull output																	

Figure 9-2. Port 0 Low-Byte Control Register (P0CONL)




Figure 9-3. Port 0 Interrupt Control Register (P0INT)




Figure 9-4. Port 0 Interrupt Pending Register (P0PND)

PORT 1

Port 1 is an 8-bit I/O port with individually configurable pins. Port 1 pins are accessed directly by writing or reading the port 1 data register, P1 at location E1H in set 1, bank 0. P1.0–P1.7 can serve as inputs outputs (push pull or open-drain) or you can configure the following alternative functions:

- Low-byte pins (P1.0-P1.3): AD0-AD3
- High-byte pins (P1.4-P1.7): AD4-AD7, COM7-COM4, PG0-PG3

Port 1 Control Register (P1CONH, P1CONL)

Port 1 has two 8-bit control registers: P1CONH for P1.4–P1.7 and P1CONL for P1.0–P1.3. A reset clears the P1CONH and P1CONL registers to “00H”, configuring all pins to input mode. You use control registers settings to select input or output mode (push-pull or open-drain) and enable the alternative functions.

When programming the port, please remember that any alternative peripheral I/O function you configure using the port 1 control registers must also be enabled in the associated peripheral module.

Port 1 Pull-up Resistor Enable Register (P1PUR)

Using the port 1 pull-up resistor enable register, P1PUR (E3H, set 1, bank 1), you can configure pull-up resistors to individual port 1 pins.


Port 1 Control Register, High Byte (P1CONH)
E4H, Set 1, Bank 1, R/W

MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
									P1.4/AD4/COM7/PG0
									P1.5/AD5/COM6/PG1
									P1.6/AD6/COM5/PG2
									P1.7/AD7/COM4/PG3
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								
	<hr/>								

Port 1 Control Register, Low Byte (P1CONL) E5H, Set 1, Bank 1, R/W								
MSB	.7	.6	.5	.4	.3	.2	.1	LSB
								P1.0/AD0
								P1.1/AD1
								P1.2/AD2
								P1.3/AD3
<hr/>								
.7 .6 bit/P1.3/AD3								
00	Input mode							
01	AD3 input: Normal input off							
10	Push-pull output							
11	Open-drain output							
<hr/>								
.5 .4 bit/P1.2/AD2								
00	Input mode							
01	AD2 input: Normal input off							
10	Push-pull output							
11	Open-drain output							
<hr/>								
.3 .2 bit/P1.1/AD1								
00	Input mode							
01	AD1 input: Normal input off							
10	Push-pull output							
11	Open-drain output							
<hr/>								
.1 .0 bit/P1.0/AD0								
00	Input mode							
01	AD0 input: Normal input off							
10	Push-pull output							
11	Open-drain output							

NOTE: When users use port 1, users must be care of the pull-up resistance status.

Figure 9-6. Port 1 Low-Byte Control Register (P1CONL)



P1PUR Bit Configuration Settings:

0	Pull-up disable
1	Pull-up enable

NOTES:

1. You can enable Port 1 pull-up resistor when Port 1 is configured only as input mode or open-drain output mode.
2. The pull-up resistor of Port 1 is disable when LMOD.4 = "1".

Figure 9-7. Port 1 Pull-up Control Register (P1PUR)

PORT 2

Port 2 is an 8-bit I/O port that can be used for general-purpose I/O and SEG12-SEG19. The pins are accessed directly by writing or reading the port 2 data register, P2 at location E2H in set 1, bank 0.

To individually configure the port 2 pins P2.0–P2.7, you make bit-pair settings in two control registers located in set 1, bank 1: P2CONL (low byte, E7H) and P2CONH (high byte, E6H).

Port 2 Control Registers (P2CONH, P2CONL)

Two 8-bit control registers are used to configure port 2 pins: P2CONL (E7H, set 1, Bank 1) for pins P2.0–P2.3 and P2CONH (E6H, set 1, Bank 1) for pins P2.4–P2.7. Each byte contains four bit-pairs and each bit-pair configures one pin of port 2.

Port 2 Control Register, High Byte (P2CONH) E6H, Set 1, Bank 1, R/W																		
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB									
									P2.4/SEG16/KSTR5									
									P2.5/SEG17/KSTR6									
									P2.6/SEG18/KSTR7									
									P2.7/SEG19/KSTR8									
<hr/>																		
<hr/>																		
	.7 .6 bit/P2.7/SEG19/KSTR8																	
00	Input mode																	
01	Input mode, pull-up																	
10	Push-pull output (SEG19/Key strobe, KSTR8 output enable)																	
11	Open-drain output (SEG19/Key strobe, KSTR8 output enable)																	
<hr/>																		
<hr/>																		
	.5 .4 bit/P2.6/SEG18/KSTR7																	
00	Input mode																	
01	Input mode, pull-up																	
10	Push-pull output (SEG18/Key strobe, KSTR7 output enable)																	
11	Open-drain output (SEG18/Key strobe, KSTR7 output enable)																	
<hr/>																		
<hr/>																		
	.3 .2 bit/P2.5/SEG17/KSTR6																	
00	Input mode																	
01	Input mode, pull-up																	
10	Push-pull output (SEG17/Key strobe, KSTR6 output enable)																	
11	Open-drain output (SEG17/Key strobe, KSTR6 output enable)																	
<hr/>																		
<hr/>																		
	.1 .0 bit/P2.4/SEG16/KSTR5																	
00	Input mode																	
01	Input mode, pull-up																	
10	Push-pull output (SEG16/Key strobe, KSTR5 output enable)																	
11	Open-drain output (SEG16/Key strobe, KSTR5 output enable)																	

Figure 9-8. Port 2 High-Byte Control Register (P2CONH)

Port 2 Control Register, Low Byte (P2CONL)									
E7H, Set 1, Bank 1, R/W									
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
									P2.0/SEG12/KSTR1
									P2.1/SEG13/KSTR2
									P2.2/SEG14/KSTR3
									P2.3/SEG15/KSTR4
.7 .6 bit/P2.3/SEG15/KSTR4									
00	Input mode								
01	Input mode, pull-up								
10	Push-pull output (SEG15/Key strobe, KSTR4 output enable)								
11	Open-drain output (SEG15/Key strobe, KSTR4 output enable)								
.5 .4 bit/P2.2/SEG14/KSTR3									
00	Input mode								
01	Input mode, pull-up								
10	Push-pull output (SEG14/Key strobe, KSTR3 output enable)								
11	Open-drain output (SEG14/Key strobe, KSTR3 output enable)								
.3 .2 bit/P2.1/SEG13/KSTR2									
00	Input mode								
01	Input mode, pull-up								
10	Push-pull output (SEG13/Key strobe, KSTR2 output enable)								
11	Open-drain output (SEG13/Key strobe, KSTR2 output enable)								
.1 .0 bit/P2.0/SEG12/KSTR1									
00	Input mode								
01	Input mode, pull-up								
10	Push-pull output (SEG12/Key strobe, KSTR1 output enable)								
11	Open-drain output (SEG12/Key strobe, KSTR1 output enable)								

Figure 9-9. Port 2 Low-Byte Control Register (P2CONL)

PORT 3

Port 3 is an 4-bit I/O port with individually configurable pins. Port 3 pins are accessed directly by writing or reading the port 3 data register, P3 at location E3H in set 1, bank 0. P3.0–P3.3 can serve as inputs as push-pull outputs, or you can configure the following alternative functions:

- TACAP, TACK, TAOOUT, TAPWM , BUZ and KIN0-KIN3 inputs


Port 3 Control Registers (P3CON)

A reset clears the P3CON registers to “00H”, configuring all pins to input mode. You use control registers settings to select input or output mode, and enable the alternative functions.

When programming this port, please remember that any alternative peripheral I/O function you configure using the port 3 control registers must also be enabled in the associated peripheral module.

Port 3 Control Register (P3CON) E8H, Set 1, Bank 1, R/W									
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB
									P3.0/TAPWM/TAOUT/KIN0
									P3.1/TACK/KIN1
									P3.2/TACAP/KIN2
									P3.3/BUZ/KIN3
.7 .6 bit/P3.3/BUZ/KIN3									
00	Input mode; External interrupt								
01	Watch timer buzzer output								
10	Push-pull output								
11	Alternative mode; KIN3 Key input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pulled-up during strobe out)								
.5 .4 bit/P3.2/TACAP/KIN2									
0x	Input mode; External interrupt (TACAP input)								
10	Push-pull output								
11	Alternative mode; KIN2 Key input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pulled-up during strobe out)								
.3 .2 bit/P3.1/TACK/KIN1									
0x	Input mode; External interrupt (TACK input)								
10	Push-pull output								
11	Alternative mode; KIN1 Key input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pulled-up during strobe out)								
.1 .0 bit/P3.0/TAPWM/TAOUT/KIN0									
00	Input mode; External interrupt								
01	TAPWM or TAOUT output								
10	Push-pull output								
11	Alternative mode; KIN0 Key input; Only falling edge interrupt (When key strobe output is enable (KSCON.7 = 1), port status is high-impedance during interval and pulled-up during strobe out)								

Figure 9-10. Port 3 Control Register (P3CON)



NOTE: When you want to use any pin in P3 as alternative mode to get a key input (KIN0-KIN3), then you have to choose only falling edge interrupt.

Figure 9-11. Port 3 Interrupt Control Register (P3INT)




Figure 9-12. Port 3 Interrupt Pending Register (P3PND)

PORT 4

Port 4 is an 8-bit I/O port with individually configurable pins. Port 4 pins are accessed directly by writing or reading the port 4 data register, P4 at location E4H in set 1, bank 0. P4.0-P4.3 can serve as inputs (with or without pull-up), and push-pull output. And they can serve as segment pins for LCD, and alternative function PG4-PG7 outputs.

Port 4 Control Registers (P4CON)

A reset clears the P4CON registers to “00H”, configuring all pins to input mode.

Port 4 Control Register (P4CON) EAH, Set 1, Bank 1, R/W								
MSB	.7	.6	.5	.4	.3	.2	.1 .0	LSB
								P4.0/SEG20/PG4/KSTR9
								P4.1/SEG21/PG5/KSTR10
								P4.2/SEG22/PG6/KSTR11
								P4.3/SEG23/PG7/KSTR12
.7 .6 bit/P4.3/SEG23/PG7/KSTR12								
00	Input mode							
01	Input mode, pull-up							
10	Push-pull output (SEG23/Key strobe, KSTR12 output enable)							
11	Alternative function; PG7 output							
.5 .4 bit/P4.2/SEG22/PG6/KSTR11								
00	Input mode							
01	Input mode, pull-up							
10	Push-pull output (SEG22/Key strobe, KSTR11 output enable)							
11	Alternative function; PG6 output							
.3 .2 bit/P4.1/SEG21/PG5/KSTR10								
00	Input mode							
01	Input mode, pull-up							
10	Push-pull output (SEG21/Key strobe, KSTR10 output enable)							
11	Alternative function; PG5 output							
.1 .0 bit/P4.0/SEG20/PG4/KSTR9								
00	Input mode							
01	Input mode, pull-up							
10	Push-pull output (SEG20/Key strobe, KSTR9 output enable)							
11	Alternative function; PG4 output							

Figure 9-13. Port 4 Control Register (P4CON)

10 BASIC TIMER

OVERVIEW

BASIC TIMER (BT)

You can use the basic timer (BT) in two different ways:

- As a watchdog timer to provide an automatic reset mechanism in the event of a system malfunction.
- To signal the end of the required oscillation stabilization interval after a reset or a Stop mode release.

The functional components of the basic timer block are:

- Clock frequency divider (f_{xx} divided by 4096, 1024 or 128) with multiplexer
- 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH, read-only)
- Basic timer control register, BTCON (set 1, D3H, read/write)

BASIC TIMER CONTROL REGISTER (BTCON)

The basic timer control register, BTCON, is used to select the input clock frequency, to clear the basic timer counter and frequency dividers, and to enable or disable the watchdog timer function. It is located in set 1, address D3H, and is read/write addressable using register addressing mode.

A reset clears BTCON to '00H'. This enables the watchdog function and selects a basic timer clock frequency of $f_{xx}/4096$. To disable the watchdog function, write the signature code '1010B' to the basic timer register control bits BTCON.7–BTCON.4.

The 8-bit basic timer counter, BTCNT (set 1, bank 0, FDH), can be cleared at any time during normal operation by writing a "1" to BTCON.1. To clear the frequency dividers for all timers input clock, you write a "1" to BTCON.0.




Figure 10-1. Basic Timer Control Register (BTCON)

BASIC TIMER FUNCTION DESCRIPTION

Watchdog Timer Function

You can program the basic timer overflow signal (BTOVF) to generate a reset by setting BTCON.7–BTCON.4 to any value other than "1010B". (The "1010B" value disables the watchdog function.) A reset clears BTCON to "00H", automatically enabling the watchdog timer function. A reset also selects the CPU clock (as determined by the current CLKCON register setting), divided by 4096, as the BT clock.

A reset whenever a basic timer counter overflow occurs. During normal operation, the application program must prevent the overflow, and the accompanying reset operation, from occurring. To do this, the BTCNT value must be cleared (by writing a "1" to BTCON.1) at regular intervals.

If a system malfunction occurs due to circuit noise or some other error condition, the BT counter clear operation will not be executed and a basic timer overflow will occur, initiating a reset. In other words, during the normal operation, the basic timer overflow loop (a bit 7 overflow of the 8-bit basic timer counter, BTCNT) is always broken by a BTCNT clear instruction. If a malfunction does occur, a reset is triggered automatically.

Oscillation Stabilization Interval Timer Function

You can also use the basic timer to program a specific oscillation stabilization interval following a reset or when stop mode has been released by an external interrupt.

In stop mode, whenever a reset or an internal and an external interrupt occurs, the oscillator starts. The BTCNT value then starts increasing at the rate of $f_{xx}/4096$ (for reset), or at the rate of the preset clock source (for an internal and an external interrupt). When BTCNT.3 overflows, a signal is generated to indicate that the stabilization interval has elapsed and to gate the clock signal off to the CPU so that it can resume normal operation.

In summary, the following events occur when stop mode is released:

1. During stop mode, a power-on reset or an internal and an external interrupt occurs to trigger the stop mode release and oscillation starts.
2. If a power-on reset occurred, the basic timer counter will increase at the rate of $f_{xx}/4096$. If an internal and an external interrupt is used to release stop mode, the BTCNT value increases at the rate of the preset clock source.
3. Clock oscillation stabilization interval begins and continues until bit 4 of the basic timer counter overflows.
4. When a BTCNT.3 overflow occurs, normal CPU operation resumes.




Figure 10-2. Basic Timer Block Diagram

11

8-BIT TIMER A/B

8-BIT TIMER A

OVERVIEW

The 8-bit timer A is an 8-bit general-purpose timer/counter. Timer A has three operating modes, you can select one of them using the appropriate TACON setting:

- Interval timer mode (Toggle output at TAOOUT pin)
- Capture input mode with a rising or falling edge trigger at the TACAP pin
- PWM mode (TAPWM)

Timer A has the following functional components:

- Clock frequency divider (fxx divided by 1024, 256, or 64) with multiplexer
- External clock input pin (TACK)
- 8-bit counter (TACNT), 8-bit comparator, and 8-bit reference data register (TADATA)
- I/O pins for capture input (TACAP) or PWM or match output (TAPWM, TAOOUT)
- Timer A overflow interrupt (IRQ0, vector E0H) and match/capture interrupt (IRQ0, vector DEH) generation
- Timer A control register, TACON (set 1, bank0, EAH, read/write)

FUNCTION DESCRIPTION

Timer A Interrupts (IRQ0, Vectors DEH and E0H)

The timer A module can generate two interrupts: the timer A overflow interrupt (TAOVF), and the timer A match/capture interrupt (TAIN). TAOVF is interrupt level IRQ0, vector E0H. TAIN also belongs to interrupt level IRQ0, but is assigned the separate vector address, DEH.

A timer A overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer A match/capture interrupt, TAIN pending condition is also cleared by hardware when it has been serviced.

Interval Timer Function

The timer A module can generate an interrupt: the timer A match interrupt (TAIN). TAIN belongs to interrupt level IRQ0, and is assigned the separate vector address, DEH.

When timer A measure interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware.

In interval timer mode, a match signal is generated and TAOUT is toggled when the counter value is identical to the value written to the TA reference data register, TADATA. The match signal generates a timer A match interrupt (TAIN, vector DEH) and clears the counter.

If, for example, you write the value 10H to TADATA and 0AH to TACON, the counter will increment until it reaches 10H. At this point, the TA interrupt request is generated, the counter value is reset, and counting resumes.

Pulse Width Modulation Mode

Pulse width modulation (PWM) mode lets you program the width (duration) of the pulse that is output at the TAPWM pin. As in interval timer mode, a match signal is generated when the counter value is identical to the value written to the timer A data register. In PWM mode, however, the match signal does not clear the counter. Instead, it runs continuously, overflowing at FFH, and then continues incrementing from 00H.

Although you can use the match signal to generate a timer A overflow interrupt, interrupts are not typically used in PWM-type applications. Instead, the pulse at the TAPWM pin is held to Low level as long as the reference data value is *less than or equal to* (\leq) the counter value and then the pulse is held to High level for as long as the data value is *greater than* ($>$) the counter value. One pulse width is equal to $t_{CLK} \cdot 256$.

Capture Mode

In capture mode, a signal edge that is detected at the TACAP pin opens a gate and loads the current counter value into the TA data register. You can select rising or falling edges to trigger this operation.

Timer A also gives you capture input source: the signal edge at the TACAP pin. You select the capture input by setting the value of the timer A capture input selection bit in the port 3 control register, P3CON, (set 1, bank 1, E8H). When P3CON.5.4 is 00, the TACAP input or normal input is selected. When P3CON.5.4 is set to 10, normal output is selected.

Both kinds of timer A interrupts can be used in capture mode: the timer A overflow interrupt is generated whenever a counter overflow occurs; the timer A match/capture interrupt is generated whenever the counter value is loaded into the TA data register.

By reading the captured data value in TADATA, and assuming a specific value for the timer A clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the TACAP pin.

TIMER A CONTROL REGISTER (TACON)

You use the timer A control register, TACON, to

- Select the timer A operating mode (interval timer, capture mode and PWM mode)
 - Select the timer A input clock frequency
 - Clear the timer A counter, TACNT
 - Enable the timer A overflow interrupt or timer A match/capture interrupt
 - Clear timer A match/capture interrupt pending conditions

TACON is located in set 1, Bank 0 at address EAH, and is read/write addressable using Register addressing mode.

A reset clears TACON to '00H'. This sets timer A to normal interval timer mode, selects an input clock frequency of fxx/1024, and disables all timer A interrupts. You can clear the timer A counter at any time during normal operation by writing a "1" to TACON.3.

The timer A overflow interrupt (TAOVF) is interrupt level IRQ0 and has the vector address E0H. When a timer A overflow interrupt occurs and is serviced by the CPU, the pending condition is cleared automatically by hardware or must be cleared by software.

To enable the timer A match/capture interrupt (IRQ0, vector DEH), you must write TACON.1 to "1". To detect a match/capture interrupt pending condition, the application program polls TINTPND.0. When a "1" is detected, a timer A match or capture interrupt is pending. When the interrupt request has been serviced, the pending condition must be cleared by software by writing a "0" to the timer 0 match/capture interrupt pending bit, TINTPND.0.




Figure 11-1. Timer A Control Register (TACON)

BLOCK DIAGRAM




Figure 11-2. Timer A Functional Block Diagram

8-BIT TIMER B

OVERVIEW

The S3C8235B/F8235B micro-controller has an 8-bit counter called timer B. Timer B, which can be used to generate the carrier frequency of a remote controller signal.

Timer B has two functions:

- As a normal interval timer, generating a timer B interrupt at programmed time intervals.
- To supply a clock source to the 16-bit timer/counter module, timer 1, for generating the timer 1 overflow interrupt.




Figure 11-3. Timer B Functional Block Diagram





Figure 11-4. Timer B Control Register (TBCON)

Timer B Data High-Byte Register (TBDATAH)
EEH, Set 1, Bank 0, R/W



Timer B Data Low-Byte Register (TBDATAL)
EFH, Set 1, Bank 0, R/W




Figure 11-5. Timer B Data Registers (TBDATAH/L)

Carrier On/Off Control Register (REMCON)
FBH, Set 1, Bank 0, R/W




Figure 11-6. Carrier on/off Control Register (REMCON)

 **PROGRAMMING TIP — Using the Timer A**

```

ORG      0000h
VECTOR   0DEh,TAMC_INT
VECTOR   0E0h,TAOV_INT

ORG      0100h

INITIAL:
LD       SYM,#00h          ; Disable Global interrupt → SYM
LD       IMR,#00000001b     ; Enable IRQ0 interrupt
LD       SPH,#00000000b     ; Set stack area
LD       SPL,#00000000b
LD       BTCON,#10100011b    ; Disable watch-dog
LD       TADATA,#80h
LD       TACON,#01001010b    ; Match interrupt enable
                           ; 4.10 ms duration (8 MHz x'tal)

EI

MAIN:
.
.
.
MAIN ROUTINE
.
.
.

JR      T, MAIN

TAMC_INT:
.
.
.
Interrupt service routine
.
.
.

IRET

TAOV_INT:
.
.
.
Interrupt service routine
.
.
.

IRET
.END

```

 **PROGRAMMING TIP — Using the Timer B**

```

ORG      0000h
VECTOR   0E2h,TBUN_INT
ORG      0100h

INITIAL:
LD       SYM,#00h           ; Disable Global interrupt
LD       IMR,#00000010b      ; Enable IRQ1 interrupt
LD       SPH,#00000000b      ; Set stack area
LD       SPL,#00000000b      ;
LD       BTCON,#10100011b    ; Disable Watch-dog

SB1
LD       P0CONH,#00000011b   ; Enable TBPWM output
SB0

LD       TBDATAH,#80h
LD       TBDATAL,#80h
LD       TBCON,#11001110b    ; Enable interrupt
                           ; Duration 256 µs (8 MHz x'tal)

EI

MAIN:
•
•
•
MAIN ROUTINE
•
•
•
JR       T,MAIN

TBUN_INT:
•
•
•
Interrupt service routine
•
•
•
IRET

.END

```

12 16-BIT CAPTURE TIMER 1

OVERVIEW

The 16-bit timer 1 is an 16-bit general-purpose timer/counter. Timer 1 has three operating modes, one of which you select using the appropriate T1CON setting.

- Interval timer mode (Toggle output at T1OUT pin)
- Capture input mode with a rising or falling edge trigger at the T1CAP pin

Timer 1 has the following functional components:

- Clock frequency divider (f_{xx} divided by 64, 8 or 1) with multiplexer
- External clock input (T1CK, TBUF)
- A 16-bit counter (T1CNTH/L), a 16-bit comparator, and two 16-bit reference data register (T1DATA1, T1DATA2)
- I/O pins for capture input (T1CAP), or match output (T1OUT)
- Timer 1 overflow interrupt (IRQ2, vector E6H) and match/capture interrupt (IRQ2, vector E4H) generation
- Timer 1 control register, T1CON (set 1, F1H, Bank 1, read/write)

FUNCTION DESCRIPTION

Timer 1 Interrupts (IRQ2, Vectors E4H and E6H)

The timer 1 module can generate two interrupts, the timer 1 overflow interrupt (T1OVF), and the timer 1 match/capture interrupt (T1INT). T1OVF is interrupt level IRQ2, vector E6H. T1INT also belongs to interrupt level IRQ2, but is assigned the separate vector address, E4H.

A timer 1 overflow interrupt pending condition is automatically cleared by hardware when it has been serviced. A timer 1 match/capture interrupt, T1INT pending condition is also cleared by hardware when it has been serviced.

Interval Mode (match)

The timer 1 module can generate an interrupt: the timer 1 match interrupt (T1INT). T1INT belongs to interrupt level IRQ2, and is assigned the separate vector address, E4H.

In interval timer mode, a match signal is generated and T1OUT is toggled when the counter value is identical to the value written to the T1 reference data register, T1DATA1H/L. The match signal generates a timer 1 match interrupt (T1INT, vector E4H) and clears the counter.

Capture Mode

In capture mode, a signal edge that is detected at the T1CAP pin opens a gate and loads the current counter value into the T1 data register (T1DATA1H/L for rising edge, T1DATA2H/L for falling edge). You can select rising or falling edges to trigger this operation.

Timer 1 also gives you capture input source, the signal edge at the T1CAP pin. You select the capture input by setting the value of the timer 1 capture input selection bit in the port 0 control register high, P0CONH, (set 1 bank 1, E0H). When P0CONH.7-6 is 00 or 11, the T1CAP input is selected .

Both kinds of timer 1 interrupts (T1OVF, T1INT) can be used in capture mode, the timer 1 overflow interrupt is generated whenever a counter overflow occurs, the timer 1 capture interrupt is generated whenever the counter value is loaded into the T1 data register.

By reading the captured data value in T1DATAH/L, and assuming a specific value for the timer 1 clock frequency, you can calculate the pulse width (duration) of the signal that is being input at the T1CAP pin.

TIMER 1 CONTROL REGISTER (T1CON)

You use the timer 1 control register, T1CON, to

- Select the timer 1 operating mode (interval timer, capture mode)
 - Select the timer 1 input clock frequency
 - Clear the timer 1 counter, T1CNTH/L
 - Enable the timer 1 overflow interrupt or timer 1 match/capture interrupt
 - Clear timer 1 match/capture interrupt pending conditions

T1CON is located in set 1 and Bank 1 at address F1H, and is read/write addressable using Register addressing mode.

A reset clears T1CON to '00H'. This sets timer 1 to normal interval timer mode, selects an input clock frequency of $\text{f}_{\text{xx}}/1$, and disables all timer 1 interrupts. To disable the counter operation, please set T1CON.7-5 to 111B. You can clear the timer 1 counter at any time during normal operation by writing a "1" to T1CON.2.

The timer 1 overflow interrupt (T1OVF) is interrupt level IRQ2 and has the vector address E6H.

To detect a match/capture or overflow interrupt pending condition when T1INT or T1OVF is disabled, the application program should poll the pending bit TINTPND register, bank 0, E9H. When a “1” is detected, a timer 1 match/capture or overflow interrupt is pending.

When the sub-routine has been serviced, the pending condition must be cleared by software by writing a "0" to the interrupt pending bit.

If interrupt(match/capture or overflow) are enabled, the pending bit is cleared automatically by hardware.




Figure 12-1. Timer 1 Control Register (T1CON)

BLOCK DIAGRAM






Figure 12-2. Timer 1 Functional Block Diagram

NOTES:

- When capture mode is running, the 16-bit counter must be cleared if capture signal is inputted. An actual time of capture operation is determined by P0CONH.7-6 register, on the contrary T1CON.4.3 determines the period of interrupt.
- In interval mode, only T1DATA1 register is used for comparison with the 16-bit counter. (T1DATA2 register is not used.)
- In 4-bit prescaler using low 4-bit of T1PS register, the clock frequency inputted to the 16-bit counter is divided by $(m+1)$ where the value of low 4-bit is m . Similarly, with 4-bit prescaler using high 4-bit the frequency of T1OUT signal is divided by $(n+1)$ where the value of high 4-bit is n .
- If you set P0CONH.7-6 at "00" T1DATA1 used as period is loaded with T1CNT at rising edge when T1CNT is cleared. T1DATA2 used as upper duration is loaded with T1CNT at falling edge when T1CNT continues to increase. If you set P0CONH.7-6 at "11" T1DATA1 used as lower duration is loaded with T1CNT at rising edge when T1CNT continues to increase. T1DATA2 used as period is loaded with T1CNT at falling edge when T1CNT is cleared. T1CON4..3 informs only when capture occurs. Only T1DATA1 is used to compare to T1CNT in match mode. When setting T1CON.2, T1CNT is cleared and buffer to compare to T1CNT is loaded with T1DATA1.



T1CON.4.3 = 01, 10 or 11 but 00
P0CONH.7-6 = 00 (Rising Start)



T1CON.4.3 = 01, 10 or 11 but 00
P0CONH.7-6 = 11 (Falling Start)

 **PROGRAMMING TIP — Using the Timer 1**

```

        ORG      0000h
        VECTOR   0E4h,T1MC_INT
        ORG      0100h

INITIAL:
        LD       SYM,#00h           ; Disable Global interrupt
        LD       IMR,#00000100b      ; Enable IRQ2 interrupt
        LD       SPH,#00000000b      ; Set stack area
        LD       SPL,#00000000b      ;
        LD       BTCON,#10100011b    ; Disable Watch-dog

        SB1
        LD       T1CON,#01000110b    ; Enable interrupt
                                ; Duration 1.92 ms (8 MHz x'tal)
        LDW     T1DATA1H,#0F0h
        LD       T1PS,#00h

        EI

MAIN:
        .
        .
        .
MAIN ROUTINE
        .
        .
        .
        JR       T, MAIN

T1MC_INT:
        .
        .
        .
        Interrupt service routine
        .
        .
        .
        IRET

.END

```

13 WATCH TIMER

OVERVIEW

Watch timer functions include real-time and watch-time measurement and interval timing for the system clock. To start watch timer operation, set bit 1 and bit 6 of the watch timer mode register, WTCOM.1 and .6, to "1". After the watch timer starts and elapses a time, the watch timer interrupt is automatically set to "1", and interrupt requests commence in 3.91ms, 0.25s, 0.5s or 1.0s intervals.

The watch timer can generate a steady 0.5kHz, 1kHz, 2 kHz or 4 kHz signal to the BUZZER output. By setting WTCOM.3 and WTCOM.2 to "11b", the watch timer will function in high-speed mode, generating an interrupt every 3.91 ms. High-speed mode is useful for timing events for program debugging sequences.

The watch timer supplies the clock frequency for the LCD controller (f_{LCD}). Therefore, if the watch timer is disabled, the LCD controller does not operate.

- Real-Time and Watch-Time Measurement
- Using a Main System or Subsystem Clock Source
- Clock Source Generation for LCD Controller
- Buzzer Output Frequency Generator
- Timing Tests in High-Speed Mode

WATCH TIMER CONTROL REGISTER (WTCON: R/W)

F2H	WTCON.7	WTCON.6	WTCON.5	WTCON.4	WTCON.3	WTCON.2	WTCON.1	WTCON.0
RESET	"0"	"0"	"0"	"0"	"0"	"0"	"0"	"0"

Table 13-1. Watch Timer Control Register (WTCON): Set 1, Bank 0, F2H, R/W

Bit Name	Values		Function	Address
WTCON.7	0		Select (fxx/128) as the watch timer clock	F2H
	1		Select subsystem clock as watch timer clock	
WTCON.6	0		Disable watch timer interrupt	
	1		Enable watch timer interrupt	
WTCON .5 - .4	0	0	0.5 kHz buzzer (BUZ) signal output	
	0	1	1 kHz buzzer (BUZ) signal output	
	1	0	2 kHz buzzer (BUZ) signal output	
	1	1	4 kHz buzzer (BUZ) signal output	
WTCON .3 - .2	0	0	Set watch timer interrupt to 1.0S.	
	0	1	Set watch timer interrupt to 0.5S.	
	1	0	Set watch timer interrupt to 0.25S.	
	1	1	Set watch timer interrupt to 3.91mS.	
WTCON.1	0		Disable watch timer; clear frequency dividing circuits	
	1		Enable watch timer	
WTCON.0	0		interrupt is not pending, clear pending bit when write	
	1		interrupt is pending	

NOTE: fxx is assumed to be 4.19 MHz

WATCH TIMER CIRCUIT DIAGRAM




Figure 13-1. Watch Timer Circuit Diagram

 **PROGRAMMING TIP — Using the Watch Timer**

```
ORG      0000h
VECTOR   0E8h,WT_INT
ORG      0100h

INITIAL:
LD       SYM,#00h          ; Disable Global interrupt
LD       IMR,#00100000b     ; Enable IRQ5 interrupt
LD       SPH,#00000000b     ; Set stack area
LD       SPL,#00000000b     ;
LD       BTCON,#10100011b   ; Disable Watch-dog
LD       WTCON,#11001110b    ; 0.5 KHz buzzer/3.91ms duration interrupt (8 MHz x'tal)
EI

MAIN:
•
•
•
MAIN ROUTINE
•
•
•
JR      T,MAIN

WT_INT:
•
•
•
AND    WTCON,#1111110b    ; pending clear
IRET
.END
```

14 LCD CONTROLLER/DRIVER

OVERVIEW

The S3C8235B micro-controller can directly drive an up-to-192-dot (24-segment x 8-common) LCD panel. The LCD module has the following components:

- LCD controller/driver
- Display RAM (00H-17H) for storing display data in page 2
- 24 segment output pins (SEG0 - SEG23)
- 8 common output pins (COM0 - COM7)
- 4 LCD operating power supply pins ($V_{LC1} - V_{LC4}$)

Bit settings in the LCD mode register, LMOD, determine the LCD frame frequency, duty and bias, and the segment pins used for display output. When a subsystem clock is selected as the LCD clock source, the LCD display is enabled even during stop and idle modes.

The LCD control register LCON turns the LCD display on and off and switches current to the charge-pump circuits for the display. LCD data stored in the display RAM locations are transferred to the segment signal pins automatically without program control.




Figure 14-1. LCD Function Diagram

LCD CIRCUIT DIAGRAM




Figure 14-2. LCD Circuit Diagram

LCD RAM ADDRESS AREA

RAM addresses 00H-17H of page 2 are used as LCD data memory. When the bit value of a display segment is "1", the LCD display is turned on; when the bit value is "0", the display is turned off.

Display RAM data are sent out through segment pins SEG0-SEG23 using a direct memory access (DMA) method that is synchronized with the f_{LCD} signal. RAM addresses in this location that are not used for LCD display can be allocated to general-purpose use.




Figure 14-3. LCD Display Data RAM Organization

LCD CONTROL REGISTER (LCON), D0H**Table 14-1. LCD Control Register (LCON) Organization**

LCON Bit	Setting	Description
LCON.7-5	000	0.90V (Booster reference voltage)
	001	0.95V
	010	1.00V
	011	1.05V
	100	1.10V
	101	1.15V
	110	1.20V
	111	1.25V
LCON.4	Not used	
LCON.3-2 LCD dot on/off control bit	00	Off signal
	01	On signal
	1x	Normal display
LCON.1-0	00	Internal CAP bias; display off (Low signal output through COM/SEG) Booster Off
	01	Internal CAP bias; display on (Valid signal output through COM/SEG)
	10	External resistor bias; Booster Off; display on (Valid signal output through COM/SEG)
	11	Not used

NOTES:

1. To configure SEG12-23 and COM4-7 as COM/SEG output, port control register must be configured output mode previously.
2. **The V_{LCD} should be less than or equal to V_{DD} when cap bias mode is used to 1/8 duty.**

LCD MODE REGISTER (LMOD)

The LCD mode control register LMOD is mapped to RAM addresses D1H.

LMOD controls these LCD functions:

- Duty and bias selection (LMOD.1-LMOD.0)
- LCDCK clock frequency selection (LMOD.3-LMOD.2)

The LCD clock signal, LCDCK, determines the frequency of COM signal scanning of each segment output. This is also referred to as the 'frame frequency.' Since LCDCK is generated by dividing the watch timer clock (fw), the watch timer must be enabled when the LCD display is turned on. RESET clears the LMOD and LCON register values to logic zero. This produces the following LCD control settings:

- Display is turned off
- LCDCK frequency is the watch timer clock (fw)/ 2^7 = 256 Hz

The LCD display can continue to operate during idle and stop modes if a subsystem clock is used as the watch timer source. The LCD output voltage level is supplied by the voltage booster.

Table 14-2. Frame Frequency according to LCD Clock Signal (LCDCK)

LMOD.3, .2 (LCDCK)	Static (COM0)	1/4 Duty (COM0-COM3)	1/8 Duty (COM0-COM7)
00 : (fw) / 2^7	256	64	32
01 : (fw) / 2^6	512	128	64
10 : (fw) / 2^5	1024	256	128
11 : (fw) / 2^4	2048	512	256

LCD Mode Control Register (LMOD)								
D1H, Set 1, R/W								
MSB	.7	.6	.5	.4	.3	.2	.1 .0	LSB
LCD SEG20-23 or I/O port 4 selection bit: 0 = I/O port 4 is selected 1 = LCD SEG20-23 is selected								
LCD SEG16-19 or I/O port 2.4-2.7 selection bit: 0 = I/O port 2.4-2.7 is selected 1 = LCD SEG16-SEG19 is selected								
LCD SEG12-15 or I/O port 2.0-2.3 selection bit: 0 = I/O port 2.0-2.3 is selected 1 = LCD SEG12-SEG15 is selected								
LCD COM7-COM4 or I/O port 1.4-1.7 selection bit: 0 = I/O port 1.4-1.7 is selected 1 = LCD COM7-COM4 is selected								
NOTE: The pull-up resistor of Port 1 is disable when LMOD.4 = "1".								

Figure 14-4. LCD Mode Control Register

LCD DRIVE VOLTAGE

The LCD display is turned on only when the voltage difference between the common and segment signals is greater than V_{LCD} . The LCD display is turned off when the difference between the common and segment signal voltages is less than V_{LCD} . The turn-on voltage, $+V_{LCD}$ or $-V_{LCD}$, is generated only when both signals are the selected signals of the bias. Table 14-3 shows LCD drive voltages for static mode, 1/3 bias, and 1/4 bias.

Table 14-3. LCD Drive Voltage Values (External Resistor Bias)

LCD Power Supply	Static Mode	1/3 Bias	1/4 Bias
V_{LC4}	V_{LCD}	–	V_{LCD}
V_{LC3}	–	V_{LCD}	$3/4 V_{LCD}$
V_{LC2}	–	$2/3 V_{LCD}$	$2/4 V_{LCD}$
V_{LC1}	–	$1/3 V_{LCD}$	$1/4 V_{LCD}$
V_{SS}	0 V	0 V	0 V

NOTE: The LCD panel display may be deteriorated if a DC voltage is applied that lies between the common and segment signal voltage. Therefore, always drive the LCD panel with AC voltage.

LCD SEG/COM SIGNALS

The 24 LCD segment signal pins are connected to corresponding display RAM locations at 00H-17H. Bits 0-7 of the display RAM are synchronized with the common signal output pins COM0, , and COM7.

When the bit value of a display RAM location is "1", a select signal is sent to the corresponding segment pin. When the display bit is "0", a 'no-select' signal is sent to the corresponding segment pin. Each bias has select and no-select signals.




Figure 14-5. Select/No-Select Bias Signals in Static Display Mode




Figure 14-6. LCD Signal and Wave Forms Example in 1/8 Duty, 1/4 Bias Display Mode




Figure 14-7. LCD Signals and Wave Forms Example in 1/4 Duty, 1/3 Bias Display Mode

LCD VOLTAGE DRIVING METHOD

By Voltage Booster

For run the voltage booster

- Make enable the watch timer for $f_{booster}$
- Set LCON.1-0 to "01" for make enable voltage booster
- Recommendable capacitance value is 0.1 uF (CA/B, C1, C2, C3, C4)

By Voltage Dividing Resistors (Externally)

For make external voltage dividing resistors

- Set LCON.1-0 to "10" for make disable voltage booster
- Make floating the CA and CB pin
- Recommendable $R = 100$ Kohm




Figure 14-8. Voltage Dividing Resistor Circuit Diagram

LCD KEY STROBE OUTPUT MODE

The LCD segment output pins(SEG12-SEG23) can also output key strobe signal for key scan and KIN0-KIN3 pins check key-press.

When SEG12-SEG23 are set as key strobe output, selected key strobe is output pin by pin continuously with selected interval and duration.

When KIN# pins are set as an alternative mode, KIN# pins status is high impedance normally, but when key strobe is output through SEG# pins, KIN# pins status become pull-up enable input mode.

To decide which SEG# pin output key strobe you should check P2 and P4 data register. If all SEG12-SEG23 are used as key strobe output, KSDATA data register contains one number between 1 and 12. If SEG16-SEG23 are used as key strobe output, KSDATA data register contains one number between 5 and 12. If SEG20-SEG23 are used as key strobe output, KSDATA data register contains one number between 9 and 12. KSDATA data register value is not changed until next strobe occurs.

To decide which KIN# pin receive key strobe you should check P3PND register in interrupt routine. So, check KSDATA data register and P3PND register and you will get the key-press information.

Key Strobe Control Register (KSCON)																			
EBH, Set 1, Bank 1, R/W																			
MSB	.7	.6	.5	.4	.3	.2	.1	.0	LSB										
Key strobe enable bit					Key strobe output port selection														
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20px; padding: 2px;">0</td><td style="width: 80px; padding: 2px;">Key strobe output disable</td></tr> <tr> <td style="width: 20px; padding: 2px;">1</td><td style="width: 80px; padding: 2px;">Key strobe output enable</td></tr> </table>					0	Key strobe output disable	1	Key strobe output enable	<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20px; padding: 2px;">0 0</td><td style="width: 80px; padding: 2px;">P4.0-P4.3</td></tr> <tr> <td style="width: 20px; padding: 2px;">0 1</td><td style="width: 80px; padding: 2px;">P2.4-P2.7 and P4.0-P4.3</td></tr> <tr> <td style="width: 20px; padding: 2px;">1x</td><td style="width: 80px; padding: 2px;">P2.0-P2.7 and P4.0-P4.3</td></tr> </table>					0 0	P4.0-P4.3	0 1	P2.4-P2.7 and P4.0-P4.3	1x	P2.0-P2.7 and P4.0-P4.3
0	Key strobe output disable																		
1	Key strobe output enable																		
0 0	P4.0-P4.3																		
0 1	P2.4-P2.7 and P4.0-P4.3																		
1x	P2.0-P2.7 and P4.0-P4.3																		
Not used for the S3C8238B/C8235B																			
Interval between strobe start edge (synchronous to frame frequency)																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20px; padding: 2px;">0 0</td><td style="width: 80px; padding: 2px;">1 msec (32 clock)</td></tr> <tr> <td style="width: 20px; padding: 2px;">0 1</td><td style="width: 80px; padding: 2px;">2 msec (64 clock)</td></tr> <tr> <td style="width: 20px; padding: 2px;">1 0</td><td style="width: 80px; padding: 2px;">3 msec (96 clock)</td></tr> <tr> <td style="width: 20px; padding: 2px;">1 1</td><td style="width: 80px; padding: 2px;">4 msec (128 clock)</td></tr> </table>										0 0	1 msec (32 clock)	0 1	2 msec (64 clock)	1 0	3 msec (96 clock)	1 1	4 msec (128 clock)		
0 0	1 msec (32 clock)																		
0 1	2 msec (64 clock)																		
1 0	3 msec (96 clock)																		
1 1	4 msec (128 clock)																		
Strobe duration																			
<table border="1" style="width: 100%; border-collapse: collapse;"> <tr> <td style="width: 20px; padding: 2px;">0</td><td style="width: 80px; padding: 2px;">45 usec (1.5 clock)</td></tr> <tr> <td style="width: 20px; padding: 2px;">1</td><td style="width: 80px; padding: 2px;">61 usec (2 clock)</td></tr> </table>										0	45 usec (1.5 clock)	1	61 usec (2 clock)						
0	45 usec (1.5 clock)																		
1	61 usec (2 clock)																		
NOTE: 'x' means don't care.																			

Figure 14-9. Key Strobo Contol Register

NOTES:

1. When you want to configure SEG12-SEG23 pins as key strobe output, you must configure P2 and P4 output mode previously.
2. To enable key input you must configure P3CON as input mode(external interrupt) or alternative mode.
3. If SEG12-SEG23 pins are used as only key strobe output, P3 should be configured input mode(external Interrupt), but SEG12-SEG23 pins are used as both SEG signal output and key strobe output, P3 should be configured alternative mode.




Figure 14-10. Key Input Check Sequence During Key Strobe Out Duration




Figure 14-11. Example of Key Strobe Mode with 1/4 Duty SEG Output

NOTE: If KSCON.7 = 1 and P3 is configured as alternative mode, P3.0-P3.3 remain floating in interval duration and get pull-up in strobe low duration (1.5 or 2 clock) when KSDATA contains strobe sequence number. (1-12)

 **PROGRAMMING TIP — Using the LCD Display**

```

        ORG      100h

INITIAL:
LD       SYM,#00h          ; Disable Global interrupt
LD       BTCON,#10100001b    ; Disable Watchdog
LD       CLKCON,#00011000b   ; Select non-divided oscillator frequency
LD       SPL,#0              ; Set SPL
LD       SPH,#0

SB1
LD       P1CONH,#10101010b  ; Enable COM signal output
LD       P2CONH,#10101010b  ; Enable SEG16-SEG19
LD       P2CONL,#10101010b  ; Enable SEG12-SEG15
LD       P4CON,#10101010b   ; Enable SEG20-SEG23
SB0

LD       WTCON,#11000010b
LD       LCON,#11101001b
LD       LMOD,#11111100b

LCD_CLR
LD       R0,#17h             ; LCD RAM clear routine.....area: page 00h-17h
LD       PP,#20h
LD       @R0,#0
DJNZ   R0,LCD_CLR
LD       R0,#0
LD       PP,#00h

EI

```

 **PROGRAMMING TIP — Using the LCD Display (Continued)**

<< MAIN ROUTINE >>

MAIN:

```
LDW      RR4,#0
LD       R2,#0
LDC      R3,#DSP_DAT[RR4]
```

DSP_LOOP:

```
LD       R6,R2
LD       PP,#20h
LD       @R6,R3
LD       PP,#00

INC     R2
INCW    RR4
IDC    R3,#DSP_DAT[RR4]
CP     R2,#17h
JP      ULE,DSP_LOOP

JP      MAIN
```

DSP_DAT:

```
DB      0,26h,49h,49h,32h,7Fh,8h,34h,43h,0,41h
DB      7Fh,41h,0h,0h,7Fh,41h,41h,22h,1Ch,0,0,0,0,0,0
.END
```

 **Programming Tip — Using the LCD Key Strobe and Display**

```

ORG      0000h
VECTOR   0FEh,KEY_INT
ORG      0100h

INITIAL:
LD       SYM,#00h           ; Disable Global interrupt
LD       IMR,#10000000b       ; Enable IRQ7 interrupt
LD       SPH,#00000000b       ; Set stack area
LD       SPL,#00000000b       ;
LD       BTCON,#10100011b     ; Disable Watchdog

SB1
LD       P1CONH,#10101010b    ; Enable COM signal output
LD       P2CONH,#10101010b    ; Enable SEG signal output
LD       P2CONL,#10101010b    ; Enable SEG signal output
LD       P4CON,#10101010b     ; Enable SEG signal output
LD       P3CON,#11111111b     ; Enable Key strobe input

SB0
LD       P3INT,#10101010b    ; Key input falling edge int.
LD       WTCON,#10001110b    ; Clock generation for LCD display
LD       LCON,#01001101b     ; CAP bias, Enable LCD display
LD       LMOD,#11111000b     ; 1/8duty & 1/4bias

SB1
LD       KSCON,#10011111b    ; All ports are used as key strobe
SB0

LCD_CLR:
LD       R0,#17h             ; LCD RAM clear routine.... area : page2 00h-17h
LD       PP,#20h
LD       @R0,#0
DJNZ    R0,LCD_CLR
LD       @R0,#0
LD       PP,#00h

CLR    R0
CLR    R1
CLR    R6

EI

```

 **Programming Tip — Using the LCD Key Strobe and Display (Continued)**

MAIN:

NOP	
NOP	
NOP	
CLR	R6
CLR	R1
LD	R4,#0

DSP_LOOP:

LD	R5,R0
ADD	R5,R1
LDC	R3,#DSP_DAT[RR4]
LD	PP,#20H
LD	@R6,R3
LD	PP,#00
INC	R1
INC	R6
CP	R1,#24
JP	ULT,DSP_LOOP
JR	T,MAIN

DSP_DAT	DB 080h,1,2,3,4,5,6,7,8,9,10,11,12,13,14,15,16,17,18,19,20,21
	DB 22,23,24,25,26,27,28,29,30,31,32,33,34,35,36,37,38,39
	DB 40,41,42,43,44,45,46,47,48,49,50,51,52,53,54,55,56,57,58,59
	DB 60,61,62,63,64,65,66,67,68,69,70,71,72,73,74,75,76,77,78,79,80

 **Programming Tip — Using the LCD Key Strobe and Display (Continued)**

KEY_INT:

```

PUSH      PP
LD        PP,#00H

LD        R0,KSDATA
AND      R0,#00001111b      ; Mask high 4-bit of ksdata

TM        P3PND,#00000001b    ; Check KIN0
JP        NZ,KEY_INT_KIN0

TM        P3PND,#00000010b    ; Check KIN1
JP        NZ,KEY_INT_KIN1

TM        P3PND,#00000100b    ; Check KIN2
JP        NZ,KEY_INT_KIN2

JP        KEY_INT_KIN3

```

KEY_INT_KIN0:

```

ADD      R0,#0
JP        WHAT_KEY

```

KEY_INT_KIN1:

```

ADD      R0,#12
JP        WHAT_KEY

```

KEY_INT_KIN2:

```

ADD      R0,#24
JP        WHAT_KEY

```

KEY_INT_KIN3:

```

ADD      R0,#36
JP        WHAT_KEY

```

WHAT_KEY:

```

LD        P3PND,#00b      ; pending clear
POP      PP
IRET

.END

```

15

10-BIT ANALOG-TO-DIGITAL CONVERTER

OVERVIEW

The 10-bit A/D converter (ADC) module uses successive approximation logic to convert analog levels entering at one of the eight input channels to equivalent 10-bit digital values. The analog input level must lie between the AV_{REF} and AV_{SS} values. The A/D converter has the following components:

- Analog comparator with successive approximation logic
- D/A converter logic (resistor string type)
- ADC control register (ADCON)
- AD interrupt register(ADINT)
- Eight multiplexed analog data input pins (AD0 - AD7) , alternately digital data I/O port
- 10-bit A/D conversion data output register (ADDATAH/L)
- AV_{REF} and AV_{SS} pins, AV_{SS} is internally connected to V_{SS}

FUNCTION DESCRIPTION

To initiate an analog-to-digital conversion procedure, at the first you must set port control register(P1CONH/L) for AD analog input. And you write the channel selection data in the A/D converter control register ADCON.4-6 to select one of the eight analog input pins (AD0-7) and set the conversion start or enable bit, ADCON.0. The read-write ADCON register is located in set 1, bank 0, at address F7H. The unused pin can be used for normal I/O.

During a normal conversion, ADC logic initially sets the successive approximation register to 200H (the approximate half-way point of an 10-bit register). This register is then updated automatically during each conversion step. The successive approximation block performs 10-bit conversions for one input channel at a time. You can dynamically select different channels by manipulating the channel selection bit value (ADCON.6 - 4) in the ADCON register. To start the A/D conversion, you should set the enable bit, ADCON.0. When a conversion is completed, ADINT.0, the end-of-conversion(EOC) bit or pending bit is automatically set to 1 and the result is dumped into the ADDATAH/L register where it can be read. The A/D converter then enters an idle state. Remember to read the contents of ADDATAH/L before another conversion starts. Otherwise, the previous result will be overwritten by the next conversion result.

NOTE

Because the A/D converter has no sample-and-hold circuitry, it is very important that fluctuation in the analog level at the AD0-AD7 input pins during a conversion procedure be kept to an absolute minimum. Any change in the input level, perhaps due to noise, will invalidate the result. If the chip enters to STOP or IDLE mode in conversion process, there will be a leakage current path in A/D block. You must use STOP or IDLE mode after ADC operation is finished.

CONVERSION TIMING

The A/D conversion process requires 4 steps (4 clock edges) to convert each bit and 10 clocks to set-up A/D conversion. Therefore, total of 50 clocks are required to complete an 10-bit conversion: When fxx/8 is selected for conversion clock with an 8 MHz fxx clock frequency, one clock cycle is 1 us. Each bit conversion requires 4 clocks, the conversion rate is calculated as follows:

$4 \text{ clocks/bit} \times 10 \text{ bits} + \text{set-up time} = 50 \text{ clocks}, \quad 50 \text{ clock} \times 1\mu\text{s} = 50 \mu\text{s} \text{ at } 1 \text{ MHz (8MHz/8)}$

A/D CONVERTER CONTROL REGISTER (ADCON)

The A/D converter control register, ADCON, is located at address F7H in set 1, bank 0. It has three functions:

- Analog input pin selection (bits 4, 5, and 6)
 - ADC interrupt enable (bit 3)
 - A/D operation start or disable (bit 0)
 - A/D conversion speed selection (bit 1,2)

After a reset, the start bit is turned off. You can select only one analog input channel at a time. Other analog input pins (AD0–AD7) can be selected dynamically by manipulating the ADCON.4–6 bits. And the pins not used for analog input can be used for normal I/O function.






Figure 15-1. A/D Converter Control Register (ADCON)

**Figure 15-2. A/D Conversion Interrupt Register (ADINT)****Figure 15-3. A/D Converter Data Register (ADDATAH/L)**

INTERNAL REFERENCE VOLTAGE LEVELS

In the ADC function block, the analog input voltage level is compared to the reference voltage. The analog input level must remain within the range AV_{SS} to AV_{REF} (usually, $AV_{REF} = V_{DD}$).

Different reference voltage levels are generated internally along the resistor tree during the analog conversion process for each conversion step. The reference voltage level for the first conversion bit is always $1/2 AV_{REF}$.

BLOCK DIAGRAM




Figure 15-4. A/D Converter Functional Block Diagram




Figure 15-5. Recommended A/D Converter Circuit for Highest Absolute Accuracy

 **Programming Tip — Using the ADC Interrupt**

```

ORG      0000h
VECTOR   0FAh,ADC_INT
ORG      0100h

INITIAL:
LD       SYM,#00h           ; Disable Global interrupt
LD       IMR,#01000000b       ; Enable IRQ6 interrupt
LD       SPH,#00000000b       ; Set stack area
LD       SPL,#00000000b       ;
LD       BTCON,#10100011b     ; Disable Watch-dog

SB1
LD       P1CONH,#01010101b    ; ADC input
LD       P1CONL,#01010101b    ; ADC input
SBO

LD       ADCON,#00001001b     ; Enable ADC interrupt
LD       R4,#0

EI

MAIN:
.
.
.
MAIN ROUTINE
.
.
.

JR      T,MAIN

ADC_INT:          ; Hardware pending clear
.
.
.
.
.
.

OR      ADCON,#00000001b     ; Resume conversion

IRET

.END

```

 **Programming Tip — Using the ADC Main Routine**

```

        ORG      0000h
        ORG      0100h
INITIAL:
        LD       SYM,#00h           ; Disable Global interrupt
        LD       IMR,#01000000b     ; Enable IRQ6 interrupt
        LD       SPH,#00000000b     ; Set stack area
        LD       SPL,#00000000b     ;
        LD       BTCON,#10100011b   ; Disable Watch-dog

        SB1
        LD       P1CONH,#01010101b  ; ADC input
        LD       P1CONL,#01010101b  ; ADC input
SB0

        LD       ADCON,#00000000b   ; Disable ADC interrupt
        LD       R4,#0

        EI

MAIN:
        NOP
        OR       ADCON,#00000001b   ; Conversion start
        NOP
        NOP
        NOP

AD_LOOP:
        TM
        JP       ADINT,#00000001b   ; Check EOC
Z,AD_LOOP

        LD       ADINT,#0           ; Pending clear by software
        LD       R0,ADDATAH

        NOP
        NOP
        NOP

        JR       T,MAIN

.END

```

16 VOLTAGE BOOSTER

OVERVIEW

This voltage booster works for the power control of LCD: generates $4 \times V_R(V_{LC1})$, $3 \times V_R(V_{LC1})$, $2 \times V_R(V_{LC1})$, $1 \times V_R(V_{LC1})$. This voltage booster allows low voltage operation of LCD display with high quality. This voltage booster circuit provides constant LCD contrast level even though battery power supply was lowered.



This voltage booster include voltage regulator, and voltage charge/pump circuit.

FUNCTION DESCRIPTION

The voltage booster has built for driving the LCD. The voltage booster provides the capability of directly connecting an LCD panel to the MCU without having to separately generate and supply the higher voltages required by the LCD panel. The voltage booster operates on an internally generated and regulated LCD system voltage and generates a doubled , a tripled and a four-fold voltage levels to supply the LCD drive circuit. External capacitor are required to complete the power supply circuits.

The Vdd power line is regulated to get the $V_{LC1}(V_R)$ level, which become a base level for voltage boosting. Then a doubled, a tripled and a four-fold voltage will be made by capacitor charge and pump circuit.

NOTE: The V_{LCD} should be less than or equal to V_{DD} when CAP bias mode is used to 1/8 duty.

BLOCK DIAGRAM**Figure 16-1. Voltage Booster Block Diagram**

NOTE: In case of 1/4 bias and static mode, pins must be connected as above but in case of 1/3 bias mode VLC4 pin must be opened.

Figure 16-2. Pin Connection Example

17

VOLTAGE LEVEL DETECTOR

OVERVIEW

The S3C8235B/F8235B micro-controller has a built-in VLD(Voltage Level Detector) circuit which allows detection of power voltage drop through software. Turning the VLD operation on and off can be controlled by software. Because the IC consumes a large amount of current during VLD operation. It is recommended that the VLD operation should be kept OFF unless it is necessary. Also the VLD criteria voltage can be set by the software. The criteria voltage can be set by matching to one of the 3 kinds of voltage 2.35V, 3.3V or 4.5V (VDD reference voltage).

The VLD block works only when VLDCON.2 is set. If V_{DD} level is lower than the reference voltage selected with VLDCON.1-0, VLDCON.3 will be set. If VDD level is higher, VLDCON.3 will be cleared. Please do not operate the VLD block for minimize power current consumption.




Figure 17-1. VLD Control Register (VLDCON)




Figure 17-2. Block Diagram for Voltage Level Detect

VOLTAGE LEVEL DETECTOR CONTROL REGISTER (VLDCON)

The bit 2 of VLDCON controls to run or disable the operation of Voltage level detector. Basically this V_{VLD} is set as 2.35 V by system reset and it can be changed in 3 kinds voltages by selecting Voltage Level Detector Control register(VLDCON). When you write 2 bit data value to VLDCON, an established resistor string is selected and the V_{VLD} is fixed in accordance with this resistor. Table 17-1 shows specific V_{VLD} of 3 levels.




Figure 17-3. Voltage Level Detect Circuit and Control Register

Table 17-1. VLDCON Value and Detection Level

VLDCON .1-.0	V_{VLD}
0 0	2.35 V
0 1	Not used
1 0	3.3 V
1 1	4.5 V

 **Programming Tip — Using the Voltage Level Detector**

```

        ORG      0000h
        ORG      0100h
INITIAL:
        SB0
        LD       SYM,#00h          ; Disable Global interrupt → SYM
        LD       SPH,#00h          ; High byte of stack pointer → SPH
        LD       SPL,#00h          ; Low byte of stack pointer → SPL
        LD       BTCON,#10100011b   ; Disable Watch-dog
        LD       CLKCON,#00011000b  ; Non-divided
        LD       VLDCON,#00000100b  ; Set 2.35 V

        EI

MAIN:
        NOP
        NOP

        TM       VLDCON,#00001000b ; If VDD is lower than the reference voltage
                                ; VLDCON.3 bit is set
        JP       NZ,LOW_VDD

        NOP
        NOP

        JR       T,MAIN

LOW_VDD:
        .
        .
        .
        JR       T,MAIN

.END

```

18

PATTERN GENERATION MODULE

OVERVIEW

PATTERN GENERATION FLOW

You can output up to 8-bit through P1.4-P1.7 and P4.0-P4.3 by tracing the following sequence. First of all, you have to change the PGDATA into what you want to output. And then you have to set the PGCON to enable the pattern generation module and select the triggering signal. From now, bits of PGDATA are on the P1.4-P1.7 and P4.0-P4.3 whenever the selected triggering signal happens.




Figure 18-1. Pattern Generation Flow




Figure 18-2. PG Control Register (PGCON)




Figure 18-3. Pattern Generation Circuit Diagram

 **Programming Tip — Using the Pattern Generation**

```
        ORG      0000h
        ORG      0100h
INITIAL:
        SB0
        LD       SYM,#00h          ; Disable Global interrupt → SYM
        LD       SPH,#00h          ; High byte of stack pointer → SPH
        LD       SPL,#00h          ; Low byte of stack pointer → SPL
        LD       BTCON,#10100011b   ; Disable Watch-dog
        LD       CLKCON,#00011000b  ; Non-divided

        SB1
        LD       P1CONH,#11111111b  ; Enable PG output
        LD       P4CON,#11111111b   ; Enable PG output
        SB0

        EI

MAIN:
        NOP
        NOP

        OR       PGCON,#00001000b  ; Triggering then pattern data are output

        NOP
        NOP

        JR       T,MAIN

.END
```

19 ELECTRICAL DATA

OVERVIEW

In this chapter, S3C8235B electrical characteristics are presented in tables and graphs. The information is arranged in the following order:

- Absolute maximum ratings
- Input/output capacitance
- D.C. electrical characteristics
- A.C. electrical characteristics
- Oscillation characteristics
- Oscillation stabilization time
- Data retention supply voltage in stop mode
- A/D converter electrical characteristics

Table 19-1. Absolute Maximum Ratings(T_A = 25 °C)

Parameter	Symbol	Conditions	Rating	Unit
Supply voltage	V _{DD}		- 0.3 to +6.5	V
Input voltage	V _I		- 0.3 to V _{DD} + 0.3	
Output voltage	V _O		- 0.3 to V _{DD} + 0.3	
Output current high	I _{OH}	One I/O pin active	- 18	mA
		All I/O pins active	- 60	
Output current low	I _{OL}	One I/O pin active	+30	mA
		Total pin current for port	+100	
Operating temperature	T _A		- 25 to + 85	°C
Storage temperature	T _{STG}		- 65 to + 150	

Table 19-2. D.C. Electrical Characteristics(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating voltage	V _{DD}	f _{CPU} = 8 MHz	2.7	-	5.5	V
		f _{CPU} = 4 MHz	2.0		5.5	
Input high voltage	V _{IH1}	All input pins except V _{IH2}	0.8 V _{DD}	V _{DD}		V _{DD}
	V _{IH2}	X _{IN} , XT _{IN}	V _{DD} -0.1			
Input low voltage	V _{IL1}	All input pins except V _{IL2}	-	0.2 V _{DD}		0.1
	V _{IL2}	X _{IN} , XT _{IN}				

NOTE: P0 and P3 are schmitt trigger ports.

Table 19-2. D.C. Electrical Characteristics (Continued)

(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output high voltage	V _{OH1}	V _{DD} = 2.4 V; I _{OH} = -4 mA Port 0.4 only	V _{DD} - 0.7	V _{DD} - 0.3	—	V
	V _{OH2}	V _{DD} = 5 V; I _{OH} = -4 mA Port 3	V _{DD} - 1.0	—	—	
	V _{OH3}	V _{DD} = 5 V; I _{OH} = -1 mA All output pins except P0.4,P3	V _{DD} - 1.0	—	—	
Output low voltage	V _{OL1}	V _{DD} = 2.4 V; I _{OL} = 12 mA P0.4 only		0.3	0.5	
	V _{OL2}	V _{DD} = 5 V; I _{OL} = 15 mA P3		0.4	2.0	
	V _{OL3}	V _{DD} = 5 V; I _{OL} = 4 mA All output pins except P0.4,P3	—	0.4	2.0	
Input high leakage current	I _{LH1}	V _{IN} = V _{DD} All input pins except I _{LH2}	—	—	3	μA
	I _{LH2}	V _{IN} = V _{DD} , X _{IN} , XT _{IN}			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	—	—	-3	
	I _{LIL2}	V _{IN} = 0 V, X _{IN} , XT _{IN}			-20	
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All I/O pins and Output pins	—	—	3	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and Output pins	—	—	-3	
Oscillator feed back resistors	R _{OSC1}	V _{DD} = 5.0 V T _A = 25 °C X _{IN} = V _{DD} , X _{OUT} = 0 V	300	600	1500	kΩ
Pull-up resistor	R _{L1}	V _{IN} = 0 V; V _{DD} = 5 V ±10 % Port 0,1,2,4 T _A = 25°C	25	50	100	
	R _{L2}	V _{IN} = 0 V; V _{DD} = 5 V ±10% T _A =25 °C, nRESET only	110	210	310	
COM output voltage deviation	V _{DC}	V _{DD} = V _{LC3} = 4 V (V _{LC3} -COMi) IO = ± 15 p-μA (i = 0-3)	—	± 60	± 200	mV
SEG output voltage deviation	V _{DS}	V _{DD} = V _{LC3} = 4 V (V _{LC3} -SEGi) IO = ± 15 p-μA (i = 0-23)	—	± 60	± 200	

Table 19-2. D.C. Electrical Characteristics (Concluded)(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply current (1)	I _{DD1} (2)	V _{DD} = 5 V ± 10 % 8 MHz crystal oscillator	–	12	25	mA
		4 MHz crystal oscillator		4	10	
		V _{DD} = 3 V ± 10 % 8 MHz crystal oscillator		3	8	
		4 MHz crystal oscillator		1	5	
	I _{DD2}	Idle mode: V _{DD} = 5 V ± 10 % 8 MHz crystal oscillator	–	3	10	
		4 MHz crystal oscillator		1.5	4	
		Idle mode: V _{DD} = 3 V ± 10 % 8 MHz crystal oscillator		1.2	3	
		4 MHz crystal oscillator		1.0	2.0	
	I _{DD3}	Sub operating: main-osc stop 32768 Hz crystal oscillator V _{DD} = 5 V ± 10 %	–	80	160	μA
		V _{DD} = 3 V ± 10 %		40	80	
	I _{DD4}	Sub idle mode: main osc stop 32768 Hz crystal oscillator V _{DD} = 5 V ± 10 %	–	15	30	
		V _{DD} = 3 V ± 10 %		7	14	
	I _{DD5}	Main stop mode : sub-osc stop V _{DD} = 5 V ± 10 %, T _A = 25 °C	–	1	3	
		V _{DD} = 3 V ± 10 %, T _A = 25 °C		0.5	2	

NOTES:

1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.
2. I_{DD1} and I_{DD2} include a power consumption of subsystem oscillator.
3. I_{DD3} and I_{DD4} are the current when the main system clock oscillation stop and the subsystem clock is used.
And they does not include the LCD and Voltage booster and voltage level detector current.
4. I_{DD5} is the current when the main and subsystem clock oscillation stop.
5. Voltage booster's operating voltage rage is 2.0V to 5.5V.
6. If you use LVR module, supply current increase. (refer to Table 19-13)
7. If the selected V_{LVR} voltage is typically 2.6V or 3.6V by smart option. All the current items at V_{DD} = 3V are useless.

Table 19-3. A.C. Electrical Characteristics(T_A = -25 °C to +85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Interrupt input high, low width (P0.0-P0.7)	t _{INTL} , t _{INTH}	P0.0-P0.7, V _{DD} = 5 V	200	—	—	ns
nRESET input low width	t _{RSL}	V _{DD} = 5 V	10	—	—	μs




NOTE: User must keep more large value then min value.**Figure 19-1. Input Timing for External Interrupts (P0)****Figure 19-2. Input Timing for RESET**

Table 19-4. Input/Output Capacitance(T_A = -25 °C to +85 °C, V_{DD} = 0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Input capacitance	C _{IN}	f = 1 MHz; unmeasured pins are returned to V _{SS}	–	–	10	pF
Output capacitance	C _{OUT}		–	–	–	–
I/O capacitance	C _{IO}		–	–	–	–

Table 19-5. Data Retention Supply Voltage in Stop Mode(T_A = -25 °C to +85 °C)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Data retention supply voltage	V _{DDDR}		2	–	5.5	V
Data retention supply current	I _{DDDR}	V _{DDDR} = 2 V	–	–	3	µA



NOTE: tWAIT is the same as 4096 x 16 x 1/fosc

Figure 19-3. Stop Mode Release Timing Initiated by RESET




Figure 19-4. Stop Mode(main) Release Timing Initiated by Interrupts




Figure 19-5. Stop Mode(sub) Release Timing Initiated by Interrupts

Table 19-6. A/D Converter Electrical Characteristics(T_A = - 25 °C to +85 °C, V_{DD} = 2.5 V to 5.5 V, V_{SS} = 0 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Resolution			–	10	–	bit
Total accuracy		V _{DD} = 5.12 V	–	–	±3	LSB
Integral Linearity Error	ILE	AV _{REF} = 5.12V	–	–	±2	
Differential Linearity Error	DLE	AV _{SS} = 0 V CPU clock = 8 MHz	–	–	±1	
Offset Error of Top	EOT		–	±1	±3	
Offset Error of Bottom	EOB		–	±0.5	±2	
Conversion time (1)	T _{CON}	10-bit resolution 50 x fxx/4, fxx = 8 MHz	25	–	–	µS
Analog input voltage	V _{IAN}	–	AV _{SS}	–	AV _{REF}	V
Analog input impedance	R _{AN}	–	2	1000	–	MΩ
Analog reference voltage	AV _{REF}	–	2.5	–	V _{DD}	V
Analog ground	AV _{SS}	–	V _{SS}	–	V _{SS} +0.3	
Analog input current	I _{ADIN}	AV _{REF} = V _{DD} = 5V	–	–	10	µA
Analog block current (2)	I _{ADC}	AV _{REF} = V _{DD} = 5V	–	1	3	mA
		AV _{REF} = V _{DD} = 3V	0.5	1.5		
		AV _{REF} = V _{DD} = 5V When Power Down mode	100	500		nA

NOTES:

1. 'Conversion time' is the time required from the moment a conversion operation starts until it ends.
2. I_{ADC} is an operating current during A/D conversion.

Table 19-7. Main Oscillator Frequency (f_{OSC1}) $(T_A = -25^\circ C \text{ to } +85^\circ C)$






Oscillator	Clock Circuit	Parameter	Condition (V_{DD})	Min	Typ	Max	Unit
Crystal		Main oscillation frequency	2.7V–5.5V	1	—	8	MHz
			2.0V–5.5V	1	—	4	
Ceramic		Main oscillation frequency	2.7V–5.5V	1	—	8	
			2.0V–5.5V	1	—	4	
External clock		X_{IN} input frequency	2.7V–5.5V	1	—	8	
			2.0V–5.5V	1	—	4	
RC		Frequency	5.0V	1	—	2	

Table 19-8. Main Oscillator Clock Stabilization Time (t_{ST1}) $(T_A = -25^\circ C \text{ to } +85^\circ C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$

Oscillator	Test Condition	Min	Typ	Max	Unit
Crystal	$V_{DD} = 2.0 \text{ V to } 5.5 \text{ V}$	—	—	30	ms
Ceramic		—	—	4	
External clock	X_{IN} input high and low level width (t_{XH}, t_{XL})	50	—	—	ns

NOTE: Oscillation stabilization time (t_{ST1}) is the time required for the CPU clock to return to its normal oscillation frequency after a power-on occurs, or when Stop mode is ended by a nRESET signal.

Figure 19-6. Clock Timing Measurement at X_{IN} Table 19-9. Sub Oscillator Frequency (f_{OSC2}) $(T_A = -25^{\circ}C \text{ to } +85^{\circ}C, V_{DD} = 2.0 \text{ V to } 5.5 \text{ V})$

Oscillator	Clock Circuit	Test Condition	Min	Typ	Max	Unit
Crystal		$C1 = 33 \text{ pF}, C2 = 33 \text{ pF}$	32	32.768	35	kHz
External clock		-	32	-	100	kHz

Table 19-10. Sub Oscillator (Crystal) Start Up Time (t_{ST2})

(TA = -25 °C to + 85 °C, VDD = 2.0 V to 5.5 V)

Oscillator	Test Condition	Min	Typ	Max	Unit
Crystal	VDD = 2.0V to 5.5V	—	—	10	sec
External clock	XTIN input high and low level width (tXTL, tXTH)	5	—	15	μs

NOTE: Oscillation stabilization time (t_{ST2}) is the time required for the CPU return to its normal operation when Stop mode is released by interrupts.


**Figure 19-7. Clock Timing Measurement at XTIN**

Table 19-11. Analog Circuit Characteristics and Consumed Current

($T_A = -25^\circ\text{C}$ to 85°C , $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions		Min	Typ	Max	Unit
Liquid Crystal drive Voltage	V_{LC1}	Connect a $1M\Omega$	$LCON.7-5 = 0$	Typ. $\times 0.9$	0.90	Typ. $\times 1.1$	V
		Load resistance	$LCON.7-5 = 1$		0.95		
		Between V_{SS} and	$LCON.7-5 = 2$		1.00		
		V_{LC1} (note)	$LCON.7-5 = 3$		1.05		
		(No pannel load)	$LCON.7-5 = 4$		1.10		
			$LCON.7-5 = 5$		1.15		
			$LCON.7-5 = 6$		1.20		
			$LCON.7-5 = 7$		1.25		
	V_{LC2}	Connect a 1Mohm load resistance between V_{SS} and V_{LC2} (note) (No panel load)		$2 \times V_{LC1}$ $\times 0.9$	—	$2 \times V_{LC1}$ $\times 1.1$	
	V_{LC3}	Connect a 1Mohm load resistance between V_{SS} and V_{LC3} (note) (No panel load)		$3 \times V_{LC1}$ $\times 0.9$	—	$3 \times V_{LC1}$ $\times 1.1$	
	V_{LC4}	Connect a 1Mohm load resistance between V_{SS} and V_{LC4} (note) (No panel load)		$4 \times V_{LC1}$ $\times 0.9$	—	$4 \times V_{LC1}$ $\times 1.1$	

NOTES:

- 1. The V_{LCD} should be less than or equal to V_{DD} when CAP bias mode is used to 1/8 duty.**
 - 2. It is characteristics when a $1M\Omega$ load resistor is connected to only a selected symbol(V_{LC1} - V_{LC4}) node. The value of V_{LCN} ($N = 2, 3$, and 4) is determined by V_{LC1} that are measured.**

Table 19-12. Characteristics of Voltage Level Detect Circuit

($T_A = -25^\circ\text{C}$ to 85°C , $V_{DD} = 2.0\text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Detection Voltage	V_{VLD}	$VLDCON.1.0 = 00b$	2.1	2.35	2.6	V
		$VLDCON.1.0 = 10b$	3.0	3.3	3.6	
		$VLDCON.1.0 = 11b$	4.1	4.5	4.9	
Current Consumption	I_{VLD}	VLD on $V_{DD} = 5.5V$	–	10	20	uA
		$V_{DD} = 3.0V$	–	5	10	
		$V_{DD} = 2.0V$	–	4	8	
Hysteresis Voltage (Slew Rate of VLD)	ΔV	$VLDCON.1.0 = 00b$	–	10	100	mV
		$VLDCON.1.0 = 11b$				
VLD Circuit Response Time	T_B	$F_w = 32.768 \text{ kHz}$	–	–	1.0	ms

Table 19-13. LVR(Low Voltage Reset) Circuit Characteristics

($T_A = 25^\circ\text{C}$)

Parameter	Symbol	Test Condition	Min	Typ	Max	Unit
LVR Voltage	V_{LVR}		2.0	2.3	2.6	V
			2.5	2.8	3.1	
			3.3	3.7	4.1	
Power supply voltage rising time	T_R		10			μs
Power supply voltage off time	T_{OFF}		0.5			S
LVR circuit consumption current	I_{DDPR}	$V_{\text{DD}} = 5\text{V} \pm 10\%$		65	150	μA
		$V_{\text{DD}} = 3\text{V}$		45	100	

NOTES:

- $2^{16}/f_x$ (= 8.19 ms at $f_x = 8\text{ MHz}$)
- Current consumed when Low Voltage reset circuit is provided internally.




Figure 19-8. LVR (Low Voltage Reset) Timing




Figure 19-9. Operating Voltage Range

20 MECHANICAL DATA

OVERVIEW

The S3C8235B microcontroller is currently available in 64-QFP, 64-LQFP package.




Figure 20-2. 64-QFP-1420F Package Dimensions




Figure 20-3. 64-LQFP-1010 Package Dimensions

21

S3F8235B FLASH MCU

OVERVIEW

The S3F8235B single-chip CMOS microcontroller is the Flash MCU version of the S3C8235B microcontroller. It has an on-chip Flash MCU ROM instead of a masked ROM. The Flash ROM is accessed by serial data format.

The S3F8235B is fully compatible with the S3C8235B, both in function and in pin configuration. Because of its simple programming requirements, the S3F8235B is ideal as an evaluation chip for the S3C8235B.




Figure 21-1. S3F8235B Pin Assignments (64-QFP-1420F)




Figure 21-2. S3F8235B Pin Assignments (64-LQFP-1010)

Table 21-1. Descriptions of Pins Used to Read/Write the EPROM

Main Chip Pin Name	During Programming			
	Pin Name	Pin No.	I/O	Function
P0.3	SDAT	7	I/O	Serial data pin. Output port when reading and input port when writing. Can be assigned as a Input/push-pull output port.
P0.4	SCLK	8	I/O	Serial clock pin. Input only pin.
V _{PP}	TEST	13	I	Power supply pin for FlashROM cell writing (indicates that FLASH MCU enters into the writing mode). When 12.5 V is applied, FLASH MCU is in writing mode and when 5 V is applied, FLASH MCU is in reading mode. (Option)
nRESET	nRESET	16	I	Chip Initialization
V _{DD} /V _{SS}	V _{DD} /V _{SS}	9/10	—	Logic power supply pin. V _{DD} should be tied to +5 V during programming.

Table 21-2. Comparison of S3F8235B and S3C8235B Features

Characteristic	S3F8235B	S3C8235B
Program Memory	16K-byte Flash ROM	16K-byte mask ROM
Operating Voltage (V _{DD})	2.0 V to 5.5 V	2.0 V to 5.5 V
FLASH MCU Programming Mode	V _{DD} = 5 V, V _{PP} (TEST) = 12.5 V	
Programmability	User Program multi time	Programmed at the factory

OPERATING MODE CHARACTERISTICS

When 12.5 V is supplied to the V_{PP} (TEST) pin of the S3F8235B, the FlashROM programming mode is entered. The operating mode (read, write, or read protection) is selected according to the input signals to the pins listed in Table 21-3 below.

Table 21-3. Operating Mode Selection Criteria

V_{DD}	$V_{PP}(\text{TEST})$	REG/nMEM	Address (A15–A0)	R/W	Mode
5 V	5 V	0	0000H	1	Flash ROM read
	12.5 V	0	0000H	0	Flash ROM program
	12.5 V	0	0000H	1	Flash ROM verify
	12.5 V	1	0E3FH	0	Flash ROM read protection

NOTE: "0" means Low level; "1" means High level.

Table 21-4. D.C Electrical Characteristics

($T_A = -25^\circ\text{C}$ to $+85^\circ\text{C}$, $V_{DD} = 2.0 \text{ V}$ to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Operating voltage	V_{DD}	$f_{CPU} = 8 \text{ MHz}$	2.7	—	5.5	V
		$f_{CPU} = 4 \text{ MHz}$	2.0	—	5.5	
Input high voltage	V_{IH1}	All input pins except V_{IH2}	0.8 V_{DD}	—	V_{DD}	
	V_{IH2}	X_{IN}, XT_{IN}	$V_{DD}-0.1$	—	—	
Input low voltage	V_{IL1}	All input pins except V_{IL2}	—	—	0.2 V_{DD}	
	V_{IL2}	X_{IN}, XT_{IN}			0.1	

NOTE: P0 and P3 are schmitt trigger ports.

Table 21-4. D.C. Electrical Characteristics (Continued)(T_A = -25 °C to +85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Output high voltage	V _{OH1}	V _{DD} = 2.4 V; I _{OH} = -4 mA Port 0.4 only	V _{DD} - 0.7	V _{DD} - 0.3	-	V
	V _{OH2}	V _{DD} = 5 V; I _{OH} = -4 mA Port 3	V _{DD} - 1.0	-	-	
	V _{OH3}	V _{DD} = 5 V; I _{OH} = -1 mA All output pins except P0.4,P3	V _{DD} - 1.0	-	-	
Output low voltage	V _{OL1}	V _{DD} = 2.4 V; I _{OL} = 12 mA P0.4 only		0.3	0.5	
	V _{OL2}	V _{DD} = 5 V; I _{OL} = 15 mA P3		0.4	2.0	
	V _{OL3}	V _{DD} = 5 V; I _{OL} = 4 mA All output pins except P0.4,P3	-	0.4	2.0	
Input high leakage current	I _{LH1}	V _{IN} = V _{DD} All input pins except I _{LH2}	-	-	3	μA
	I _{LH2}	V _{IN} = V _{DD} , X _{IN} , XT _{IN}			20	
Input low leakage current	I _{LIL1}	V _{IN} = 0 V All input pins except I _{LIL2}	-	-	-3	
	I _{LIL2}	V _{IN} = 0 V, X _{IN} , XT _{IN}			-20	
Output high leakage current	I _{LOH}	V _{OUT} = V _{DD} All I/O pins and Output pins	-	-	3	
Output low leakage current	I _{LOL}	V _{OUT} = 0 V All I/O pins and Output pins	-	-	-3	
Oscillator feed back resistors	R _{OSC1}	V _{DD} = 5.0 V T _A = 25 °C X _{IN} = V _{DD} , X _{OUT} = 0 V	300	600	1500	kΩ
Pull-up resistor	R _{L1}	V _{IN} = 0 V; V _{DD} = 5 V ±10 % Port 0,1,2,4 T _A = 25°C	25	50	100	
	R _{L2}	V _{IN} = 0 V; V _{DD} = 5 V ±10% T _A = 25 °C, nRESET only	110	210	310	
COM output voltage deviation	V _{DC}	V _{DD} = V _{LC3} = 4 V (V _{LC3} -COMi) IO = ± 15 p-μA (i = 0-3)	-	± 60	± 200	mV
SEG output voltage deviation	V _{DS}	V _{DD} = V _{LC3} = 4 V (V _{LC3} -SEGi) IO = ± 15 p-μA (i = 0-23)	-	± 60	± 200	

Table 21-4. D.C. Electrical Characteristics (Concluded)(T_A = -25 °C to + 85 °C, V_{DD} = 2.0 V to 5.5 V)

Parameter	Symbol	Conditions	Min	Typ	Max	Unit
Supply current (1)	I _{DD1} (2)	V _{DD} = 5 V ± 10 % 8 MHz crystal oscillator	-	12	25	mA
		4 MHz crystal oscillator	4	10		
		V _{DD} = 3 V ± 10 % 8 MHz crystal oscillator	3	8		
		4 MHz crystal oscillator	1	5		
		Idle mode: V _{DD} = 5 V ± 10 % 8 MHz crystal oscillator	3	10		
	I _{DD2}	4 MHz crystal oscillator	1.5	4		
		Idle mode: V _{DD} = 3 V ± 10 % 8 MHz crystal oscillator	1.2	3		
		4 MHz crystal oscillator	1.0	2.0		
		Sub operating: main-osc stop 32768 Hz crystal oscillator V _{DD} = 5 V ± 10 %	80	160		μA
	I _{DD3}	V _{DD} = 3 V ± 10 %	40	80		
		Sub idle mode: main osc stop 32768 Hz crystal oscillator V _{DD} = 5 V ± 10 %	15	30		
		V _{DD} = 3 V ± 10 %	7	14		
	I _{DD5}	Main stop mode : sub-osc stop V _{DD} = 5 V ± 10 %, T _A = 25°C	1	3		
		V _{DD} = 3 V ± 10 %, T _A = 25°C	0.5	2		

NOTES:

1. Supply current does not include current drawn through internal pull-up resistors or external output current loads.
2. I_{DD1} and I_{DD2} include a power consumption of subsystem oscillator.
3. I_{DD3} and I_{DD4} are the current when the main system clock oscillation stop and the subsystem clock is used.
And they does not include the LCD and Voltage booster and voltage level detector current.
4. I_{DD5} is the current when the main and subsystem clock oscillation stop.
5. Voltage booster's operating voltage rage is 2.0V to 5.5V.
6. If you use LVR module, supply current increase. (refer to Table 19-13)
7. If the selected V_{LVR} voltage is typically 2.6V or 3.6V by smart option. All the current items at V_{DD} = 3V are useless.




Figure 21-3. Operating Voltage Range

22 DEVELOPMENT TOOLS

OVERVIEW

Samsung provides a powerful and easy-to-use development support system in turnkey form. The development support system is configured with a host system, debugging tools, and support software. For the host system, any standard computer that operates with MS-DOS as its operating system can be used. One type of debugging tool including hardware and software is provided: the sophisticated and powerful in-circuit emulator, SMDS2+, for S3C7, S3C9, S3C8 families of microcontrollers. The SMDS2+ is a new and improved version of SMDS2. Samsung also offers support software that includes debugger, assembler, and a program for setting options.

SHINE

Samsung Host Interface for In-Circuit Emulator, SHINE, is a multi-window based debugger for SMDS2+. SHINE provides pull-down and pop-up menus, mouse support, function/hot keys, and context-sensitive hyper-linked help. It has an advanced, multiple-windowed user interface that emphasizes ease of use. Each window can be sized, moved, scrolled, highlighted, added, or removed completely.

SAMA ASSEMBLER

The Samsung Arrangeable Microcontroller (SAM) Assembler, SAMA, is a universal assembler, and generates object code in standard hexadecimal format. Assembled program code includes the object code that is used for ROM data and required SMDS program control data. To assemble programs, SAMA requires a source file and an auxiliary definition (DEF) file with device specific information.

SASM88

The SASM88 is a relocatable assembler for Samsung's S3C8-series microcontrollers. The SASM88 takes a source file containing assembly language statements and translates into a corresponding source code, object code and comments. The SASM88 supports macros and conditional assembly. It runs on the MS-DOS operating system. It produces the relocatable object code only, so the user should link object file. Object files can be linked with other object files and loaded into memory.

HEX2ROM

HEX2ROM file generates ROM code from HEX file which has been produced by assembler. ROM code must be needed to fabricate a microcontroller which has a mask ROM. When generating the ROM code (.OBJ file) by HEX2ROM, the value "FF" is filled into the unused ROM area up to the maximum ROM size of the target device automatically.

TARGET BOARDS

Target boards are available for all S3C8-series microcontrollers. All required target system cables and adapters are included with the device-specific target board.




Figure 22-1. SMDS Product Configuration (SMDS2+)

TB8235 TARGET BOARD

The TB8235 target board is used for the S3C8235B/F8235B microcontroller. It is supported with the SMDS2+, Smart Kit and OPENice.








Figure 22-2. TB8235 Target Board Configuration

Table 22-1. Power Selection Settings for TB8235

"To User_Vcc" Settings	Operating Mode	Comments
To User_Vcc Off <input type="checkbox"/> On <input checked="" type="checkbox"/>		The SMDS2/SMDS2+ supplies V _{CC} to the target board (evaluation chip) and the target system.
To User_Vcc Off <input checked="" type="checkbox"/> On <input type="checkbox"/>		The SMDS2/SMDS2+ supplies V _{CC} only to the target board (evaluation chip). The target system must have its own power supply.

NOTE: The following symbol in the "To User_Vcc" Setting column indicates the electrical short (off) configuration:

Table 22-2. Power Selection Settings for EVA CHIP Operation (For using SMDS2+ only)


"To User_Vcc" Settings	Operating Mode	Comments
EVA-CHIP 3V <input type="checkbox"/> 5V <input checked="" type="checkbox"/>		The SMDS2+ supplies 5V to TB8235 target board (S3E8230). So, the target system be operated by 5V.
EVA-CHIP 3V <input checked="" type="checkbox"/> 5V <input type="checkbox"/>		The SMDS2+ supplies 3V to TB8235 target board (S3E8230). So, the target system be operated by 3V.

NOTE: For using SMDS2, Fix to 5V side 'EVA-CHIP' settings.

SMDS2+ SELECTION (SAM8)

In order to write data into program memory that is available in SMDS2+, the target board should be selected to be for SMDS2+ through a switch as follows. Otherwise, the program memory writing function is not available.

Table 22-3. The SMDS2+ Tool Selection Setting

"SW1" Setting	Operating Mode
SMDS2  SMDS2+	 <pre> graph LR SMDS2[SMDS2+] <-- R/W --> TargetSystem[Target System] </pre>

IDLE LED

The Yellow LED is ON when the evaluation chip (S3E8230) is in idle mode.

STOP LED

The Red LED is ON when the evaluation chip (S3E8230) is in stop mode.




Figure 22-3. 40-Pin Connectors (J101, J102) for TB8235




Figure 22-4. S3C8235B/F8235B Probe Adapter Cables for 64-QFP Package